2016 24th Mediterranean Conference on Control and Automation (MED) 2016
DOI: 10.1109/med.2016.7535908
|View full text |Cite
|
Sign up to set email alerts
|

Nonlinear model predictive control hardware implementation with custom-precision floating point operations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
11
0
1

Year Published

2017
2017
2022
2022

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 11 publications
(12 citation statements)
references
References 23 publications
0
11
0
1
Order By: Relevance
“…Using a data width of 27 bits is suggested in Ayala et al 17 as a good starting point for testing the floating-point precision required for the application, because it presents a good tradeoff between performance and resource usage regarding Xilinx digital signal processor (DSP) inputs of 18 bits. However, data width values of 32 bits are commonly found in the literature, such as in the works of Lau et al 27 and Ingole and Kvasnica, 28 helping to understand how the increase of the number of bits used for representing data might improve the performance of the controller for our application.…”
Section: Experimental Testing and Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Using a data width of 27 bits is suggested in Ayala et al 17 as a good starting point for testing the floating-point precision required for the application, because it presents a good tradeoff between performance and resource usage regarding Xilinx digital signal processor (DSP) inputs of 18 bits. However, data width values of 32 bits are commonly found in the literature, such as in the works of Lau et al 27 and Ingole and Kvasnica, 28 helping to understand how the increase of the number of bits used for representing data might improve the performance of the controller for our application.…”
Section: Experimental Testing and Resultsmentioning
confidence: 99%
“…These floating-point arithmetic units were developed using VHDL and parameterized data, which means the designer is capable of choosing the appropriate amount of bits to represent numeric values within the desired architecture. 17…”
Section: Hardware Implementation Of Mpcmentioning
confidence: 99%
See 1 more Smart Citation
“…If less processing time is required and the hardware resource is not restricted, two equal neural networks can be used. The implementation and synthesis of the neural network can be done with the methodology and tools proposed in [ 50 , 51 ]. Ayala et al, show a floating-point implementation in hardware for a neural network architecture that guarantees low latency.…”
Section: Methodsmentioning
confidence: 99%
“…Authors in [12] used MPC for position and force control of a human arm like a seven DOF robotics manipulator. In [13], a real-time computation method for MPC has been presented, which introduced a mapping of offline approximation approach in neural networks (NN). The proposed technique has been implemented on a low cost field programmable gate array (FPGA) to show its less hardware and computational time requirements.…”
Section: Introductionmentioning
confidence: 99%