2011 IEEE 13th Electronics Packaging Technology Conference 2011
DOI: 10.1109/eptc.2011.6184380
|View full text |Cite
|
Sign up to set email alerts
|

Nonlinear copper behavior of TSV for 3D-IC-integration and cracking risks during BEoL-built-up

Abstract: The application of copper-TSVs for 3D-IC-integration generates novel challenges for reliability analysis and prediction, i.e. to master multiple failure criteria for combined loading including residual stresses, interface delamination, cracking and fatigue. So, the thermal expansion mismatch between copper and silicon yields to stress situation in silicon surrounding the TSVs which is influencing the electron mobility and as a result the transient behavior of transistors. Furthermore, pumping and protrusion of… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
5
0

Year Published

2013
2013
2016
2016

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(5 citation statements)
references
References 9 publications
0
5
0
Order By: Relevance
“…For the calculation of the TSV annealing many studies change the material properties of copper to reach a fit of measurements and FE-results [5,[15][16][17]. But current investigations allow the conclusion that besides microstructure changes in copper also a stress minimum is present at annealing temperature [1,2,10].…”
Section: Simulationmentioning
confidence: 96%
“…For the calculation of the TSV annealing many studies change the material properties of copper to reach a fit of measurements and FE-results [5,[15][16][17]. But current investigations allow the conclusion that besides microstructure changes in copper also a stress minimum is present at annealing temperature [1,2,10].…”
Section: Simulationmentioning
confidence: 96%
“…Therefore, 3D IC with through silicon via (TSV) becomes a inevitable product for high density and high performance operations. In recent years, the researches of 3D IC are mainly focused on the relevant issues including front end of line for wafer handling [1], TSV manufacturing and characterization [2][3][4], novel package process [5][6], micro-bump design and bondability [7][8][9], reliability test and analysis [10][11][12]. However, as a result of high-cost, technique barriers, and low yields, 3D IC is still difficult to be a general productive product at present.…”
Section: Introductionmentioning
confidence: 99%
“…For many applications, such as 3D LEDs and ICsin an integrated package, including a plurality of LEDs and active IC chips, such as application-specific IC, LED drivers, processor, memory, RF, sensors, or power controller in a three-dimensional manner, the advantage of using TSVs is better performance, smaller size, and lower cost [3,4]. Because thermal cracking can occur in the structure of TSVs through heat cycles, replacement of silicon with aluminum, copper, nickel,or tungsten material was analyzed, and the best result was with a tungsten material.In analyzing the filling material for the silicon structure during perforation nonlinear behavior of the copper material, it is essential to examine any resulting damage and peeling at the silicon interface [5][6][7][8][9].…”
Section: Introductionmentioning
confidence: 99%