Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip 2019
DOI: 10.1145/3313231.3352367
|View full text |Cite
|
Sign up to set email alerts
|

NoC-enabled software/hardware co-design framework for accelerating k-mer counting

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(4 citation statements)
references
References 10 publications
0
4
0
Order By: Relevance
“… Alser et al. (2017) , Kim et al (2018) and Joardar et al. (2019) argue the need for co-design; the design of the hardware acceleration and SRA software in parallel.…”
Section: Discussionmentioning
confidence: 99%
See 3 more Smart Citations
“… Alser et al. (2017) , Kim et al (2018) and Joardar et al. (2019) argue the need for co-design; the design of the hardware acceleration and SRA software in parallel.…”
Section: Discussionmentioning
confidence: 99%
“…This is further illustrated by Das and Ghosal (2018) who suggest that the NoC network topology, particularly those relying exclusively on mesh topologies, result in higher latency (slower performance) at higher network dimensions. Joardar et al (2019) among others, identified significant routing constraints with NoCs for genomic data analysis, and add that read alignment algorithms require repeated memory accesses resulting in idle computation units and high latency times ( Joardar et al , 2019 ). As such, the traffic patterns produced are highly irregular.…”
Section: Computational Challenges Of Short Read Alignmentmentioning
confidence: 99%
See 2 more Smart Citations