The platform will undergo maintenance on Sep 14 at about 9:30 AM EST and will be unavailable for approximately 1 hour.
2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO) 2022
DOI: 10.1109/micro56248.2022.00057
|View full text |Cite
|
Sign up to set email alerts
|

BEACON: Scalable Near-Data-Processing Accelerators for Genome Analysis near Memory Pool with the CXL Support

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(2 citation statements)
references
References 54 publications
0
2
0
Order By: Relevance
“…2) Generality of proposed hardware: Designing controllers for CXL memory is currently under active development. CXL is being investigated to provide persistent memory [54], pooled remote memory to expand memory capacity [50], nearmemory accelerators on CXL [34] and dynamic tiered memory [35]. Efficient implementation of these designs requires controllers for data persistence, address translation and data coherence.…”
Section: Evaluation Summarymentioning
confidence: 99%
“…2) Generality of proposed hardware: Designing controllers for CXL memory is currently under active development. CXL is being investigated to provide persistent memory [54], pooled remote memory to expand memory capacity [50], nearmemory accelerators on CXL [34] and dynamic tiered memory [35]. Efficient implementation of these designs requires controllers for data persistence, address translation and data coherence.…”
Section: Evaluation Summarymentioning
confidence: 99%
“…As result, an opportunity was created for specialized accelerators, which offer significant performance improvements over CPUs [4]- [6] for two distinct reasons: (1) they are specifically optimized for a given application (or small set of applications), taking full advantage of its underlying characteristics, such as data access patterns and parallelization opportunities; and (2) they may be installed close to where data is stored (i.e., memory devices [7]- [10]), becoming Near-Data Processing (NDP) devices, henceforth designated by Near-Data Accelerators (NDAccs), which grants them a much higher bandwidth and lower latency to memory than the CPU.…”
Section: Introductionmentioning
confidence: 99%