2021 IEEE Hot Chips 33 Symposium (HCS) 2021
DOI: 10.1109/hcs52781.2021.9567108
|View full text |Cite
|
Sign up to set email alerts
|

Next Generation “Zen 3” Core

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…In addition, there are NNPIM and CMP-PIM for neural network acceleration, etc. [ 12 , 13 , 14 , 15 ]. The current research direction of PIM technology is mainly based on volatile memory and non-volatile memory.…”
Section: Present Situation Of Processing-in-memory Technologymentioning
confidence: 99%
See 1 more Smart Citation
“…In addition, there are NNPIM and CMP-PIM for neural network acceleration, etc. [ 12 , 13 , 14 , 15 ]. The current research direction of PIM technology is mainly based on volatile memory and non-volatile memory.…”
Section: Present Situation Of Processing-in-memory Technologymentioning
confidence: 99%
“…Memory and processor cores are integrated into the same package by Chiplet using advanced packaging technology. A typical representative of this type of PIM architecture is the AMD Zen series CPUs [ 12 , 25 , 26 ]. As shown in Figure 2 a, the “Rome” CPU built on Zen 2 contains up to eight CCD Chiplets paired with a single IO-die Chiplet [ 26 ].…”
Section: Present Situation Of Processing-in-memory Technologymentioning
confidence: 99%