2009
DOI: 10.1109/jlt.2009.2022044
|View full text |Cite
|
Sign up to set email alerts
|

Next Generation FEC for High-Capacity Communication in Optical Transport Networks

Abstract: Abstract-Codes on graphs of interest for next generation forward error correction (FEC) in high-speed optical networks, namely turbo codes and low-density parity-check (LDPC) codes, are described in this invited paper. We describe both binary and nonbinary LDPC codes, their design, and decoding. We also discuss an FPGA implementation of decoders for binary LDPC codes. We then explain how to combine multilevel modulation and channel coding optimally by using coded modulation. Also, we describe an LDPC-coded tur… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
77
0

Year Published

2010
2010
2019
2019

Publication Types

Select...
5
3
2

Relationship

1
9

Authors

Journals

citations
Cited by 186 publications
(77 citation statements)
references
References 36 publications
0
77
0
Order By: Relevance
“…The achieved performance can be tens of times higher with lower power consumption than standard PC-based approaches (Fasang, 2009). FPGAs are widely employed as co-processors in personal computers such as GPUs or as accelerators in specific purpose devices as high-capacity network systems (Djordjevic et al, 2009) or high-performance computing (Craven & Athanas, 2007). Nowadays, it is possible to embed full systems on a single FPGA.…”
Section: Field Programmable Gate Arraysmentioning
confidence: 99%
“…The achieved performance can be tens of times higher with lower power consumption than standard PC-based approaches (Fasang, 2009). FPGAs are widely employed as co-processors in personal computers such as GPUs or as accelerators in specific purpose devices as high-capacity network systems (Djordjevic et al, 2009) or high-performance computing (Craven & Athanas, 2007). Nowadays, it is possible to embed full systems on a single FPGA.…”
Section: Field Programmable Gate Arraysmentioning
confidence: 99%
“…The output of each branch is demodulated by the subcarrier specified for the corresponding HAPP receiver, then sampled at the symbol rate, then forwarded to the demapper and the multilevel Bahl, Cocke, Jelinek, Raviv algorithm based equalizer (BCJR equalizer). The multilevel BCJR equalizer [3] used in this scheme is a generalization of the original version of the BCJR algorithm presented in [4]. The output of the equalizer is then forwarded to the bit log-likelihood ratios (LLRs) calculator which provides the LLRs required for the LDPC decoding process.…”
Section: H-sapp Coded Modulationmentioning
confidence: 99%
“…The quest for ever higher transmission rates in single mode optical fiber transmission has directed research efforts to (i) compensation of fiber nonlinearities or (ii) considering them as additional noise that can be mitigated using strong forward error correction (FEC) schemes together with judicious choice of the transmitted constellation (coded modulation) [1][2][3]. In the first approach digital backpropagation (DBP) [4][5][6][7] has proved to be effective in mitigating nonlinear distortion and increasing the effective received signal-to-noise ratio (SNR) at the decision gate.…”
Section: Introductionmentioning
confidence: 99%