Nested Multilevel Topologies

Santos, Euzeli Cipriano dos; Muniz, J. H. G.; Silva, E.R.C. da; Jacobina, Cursino B.

doi:10.1109/tpel.2014.2351392

Cited by 70 publications

(27 citation statements)

References 25 publications

(21 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Table 1 shows that the bidirectional switches in the T-link leg a (S1 and S2) have the same switching state in each cycle. During the transition between voltage levels, the current flow is no longer based on the current direction [4]. Table 2 presents the switching states of Q1-Q6 in the main bridge, T1-T4 in the dc-link and S1-S6 in the T-link.…”

Section: Modulation Technique and Operating Principlementioning

confidence: 99%

“…Multilevel inverters have been developed widely in industrial applications in recent decades [1]. The conventional topologies employed for industrial applications are neutral point clamped (NPC), flying capacitor (FC), and cascaded H-bridge (CHB) inverters [2][3][4]. However, with higher output voltage levels, the conventional multilevel inverters pose disadvantages such as unbalanced dc-link voltage, practical limits to the number of output voltage level, and high component count [5].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Novel Multilevel DC-Link Three-Phase T-Type Inverter

et al. 2020

View full text Add to dashboard Cite

This research proposes a four-level T-type inverter that is suitable for low-power applications. The presented topology outranks other types of inverters in terms of a smaller number of semiconductor devices, absence of passive components such as clamping diodes and flying capacitors, low switching and conduction losses, and high efficiency. The proposed topology is free from voltage deviation and unbalanced voltage occurrences that are present in other multilevel converters having clamping diodes or flying capacitors. The proposed inverter can extend to N levels using unequal dc-link voltage sources for medium-voltage application. The inverter employs the simple fundamental frequency staircase modulation technique. Moreover, this paper presents a current commutation strategy to prevent the occurrences of short circuit and minimizing the number of required switching devices and switching transitions, resulting in improving the efficiency of the inverter. This paper also analyses the theoretical converter losses showing lower switching and conduction losses when compared to existing four-level inverters. The experimental validation of the proposed inverter shows its operating feasibility and a low output voltage THD.

show abstract

Section: Modulation Technique and Operating Principlementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A Novel Multilevel DC-Link Three-Phase T-Type Inverter

et al. 2020

View full text Add to dashboard Cite

show abstract

“…Vigorous multilevel structures give a high‐step staircase sinusoidal voltage using implementing several numbers of DC voltage sources that result in an excellent voltage quality . The earliest multilevel inverter was introduced by Nabae et al These structures have subsequently been under the spotlight of scholars and industrial companies in many different medium voltage applications that some of them have been widely occupied to break through the high voltage and current rating of inverters' switches …”

Section: Introductionmentioning

confidence: 99%

“…2 The earliest multilevel inverter was introduced by Nabae et al 3 These structures have subsequently been under the spotlight of scholars and industrial companies in many different medium voltage applications that some of them have been widely occupied to break through the high voltage and current rating of inverters' switches. [4][5][6][7][8] As a result of decreasing, power losses of switching, dV/dt, peak inverse voltage (PIV) of switches, and electromagnetic interference (EMI) as strong capabilities of multilevel inverters, with no regarding of creating a high-step quasisinusoidal voltage, they can be feasibility applied in high-voltage levels. [9][10][11] Correspondingly, low-harmonic component of created voltage is another salient feature of such multilevel structures without increasing the switching frequency or reduction of the inverter output power.…”

mentioning

confidence: 99%

Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low‐order harmonics of odd‐nary cascaded transformers‐based multilevel inverter

Falehi

Rafiee

2018

Math Methods in App Sciences

View full text Add to dashboard Cite

Creating a high‐step staircase sinusoidal voltage taking into account of low number of switches is recognized as a significant challenge ahead of inventors of power electronics. This paper suggests a maiden cascaded transformer‐based multilevel inverter to effectively develop and solve the abovementioned challenge. Hence, via appending the bidirectional switches to the capacitors of submultilevel inverter as well as low‐frequency transformers, the proposed inverter structure can flexibly operate as so‐called “odd‐nary asymmetrical multilevel inverter.” From the perspective of low‐order harmonics produced by all inverter structures, apart from inverter type, it is essential that an effective strategy to be implemented to eliminate these harmonics. Toward this subject, kerf‐style Selective Harmonic Elimination Pulse Width Modulation (SHEPWM) has been scheduled as an optimization problem. Because of nature of multiobjective state of the problem, application of the multiobjective optimization technique is inevitable. Considering significant performance of Multi Objective Particle Swarm Optimization (MOPSO) for solving the nonlinear objectives, the elimination of fifth, seventh, and 11th harmonics is formulated by relevant fitness functions based on MOPSO. Putting it all together, the relevant analytical study accompanying both the simulation and experimental results has transparently verified the performance of the proposed multilevel inverter. Furthermore, elimination of all three designated low‐order harmonics, ie, fifth, seventh, and 11th harmonics using MOPSO‐based kerf‐style SHEPWM strategy has been well confirmed.

show abstract

“…Based on a nested arrangement, a new sub-family of was presented in [18]. The nested actually lay in multi dc-power sources topologies category.…”

Section: Introductionmentioning

confidence: 99%

New Three-Phase Symmetrical Multilevel Voltage Source Inverter

Salem

Ahmed

Orabi

et al. 2015

IEEE J. Emerg. Sel. Topics Circuits Syst.

View full text Add to dashboard Cite

This paper presents a new design and implementation of a three-phase multilevel inverter for distributed power generation system using low frequency modulation and sinusoidal pulse width modulation as well. It is a modular type and it can be extended for extra number of output voltage levels by adding additional modular stages. The impact of the proposed topology is its proficiency to maximize the number of voltage levels using a reduced number of isolated dc voltage sources and electronic switches. Moreover, this paper proposes a significant factor , which is developed to define the number of the required components per pole voltage level. A detailed comparison based on is provided in order to categorize the different topologies of the s addressed in the literature. In addition, a prototype has been developed and tested for various modulation indexes to verify the control technique and performance of the topology. Experimental results show a well-matching and good similarity with the simulation results.Index Terms-Low frequency modulation, multi-level inverter, multi-level inverter comparison factor, sinusoidal pulse-width modulation (SPWM), symmetrical DC power sources, three-phase. NOMENCLATURESComponents per pole voltage level. Number of voltage levels per pole. Capacitors count. Diodes count. Switching devices count. dc-power supplies count. Transformers count.

show abstract

Nested Multilevel Topologies

Cited by 70 publications

References 25 publications

A Novel Multilevel DC-Link Three-Phase T-Type Inverter

A Novel Multilevel DC-Link Three-Phase T-Type Inverter

Design and analysis of novel optimal harmonic elimination strategy based on MOPSO to obliterate low‐order harmonics of odd‐nary cascaded transformers‐based multilevel inverter

New Three-Phase Symmetrical Multilevel Voltage Source Inverter

Contact Info

Product

Resources

About