2013
DOI: 10.1016/j.photonics.2012.12.003
|View full text |Cite
|
Sign up to set email alerts
|

Nanostructured silicon geometries for directly bonded hybrid III–V-silicon active devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
15
0

Year Published

2013
2013
2015
2015

Publication Types

Select...
6
2

Relationship

6
2

Authors

Journals

citations
Cited by 10 publications
(16 citation statements)
references
References 14 publications
1
15
0
Order By: Relevance
“…8 Three different oxide preparation techniques are investigated for the oxidation of the Si surface: PECVD, radio frequency (RF) sputtering, and thermal oxidation. Oxide being an amorphous material with a poor thermal conductivity (110 times lower than silicon), the thermal behavior of bonded hybrid devices will take advantage of an oxide layer as thin as possible.…”
Section: Introductionmentioning
confidence: 99%
“…8 Three different oxide preparation techniques are investigated for the oxidation of the Si surface: PECVD, radio frequency (RF) sputtering, and thermal oxidation. Oxide being an amorphous material with a poor thermal conductivity (110 times lower than silicon), the thermal behavior of bonded hybrid devices will take advantage of an oxide layer as thin as possible.…”
Section: Introductionmentioning
confidence: 99%
“…20 A 2D array of holes ensures the lateral confinement; it operates as an effective medium when designed at a period below its photonic gap. E-beam patterning and ICP dry-etching are used to produce nanopatterned waveguides in the Si guiding layer of a SOI substrate.…”
Section: -mentioning
confidence: 99%
“…Echoing the numerous novel uses of subwavelength structures in silicon photonics [9], oxide-free bonding of nanostructured silicon to III-V EHS was also demonstrated successfully [10], with positive photonics tests [11]. Besides a possible ohmic use, nanopatterns offer the capability of lateral guidance combined with additionally lateral thermal sinking in the upper silicon slab [12].…”
Section: Introductionmentioning
confidence: 97%