2008 8th IEEE Conference on Nanotechnology 2008
DOI: 10.1109/nano.2008.141
|View full text |Cite
|
Sign up to set email alerts
|

Nano-Crossbar Arrays for Nonvolatile Resistive RAM (RRAM) Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
14
0

Year Published

2012
2012
2017
2017

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 22 publications
(14 citation statements)
references
References 6 publications
0
14
0
Order By: Relevance
“…The increase of memory integration density demands the smaller structures. The most attractive structure for ReRAM is the nano-crossbar array, where the simple memory elements, have cell sizes of 4F 2 per bit, when F is the half-pitch of the array [7,8]. The development of high resolution etching processes for TiO 2 thin film is necessary for schemes involving nano-crossbar arrays.…”
Section: Introductionmentioning
confidence: 99%
“…The increase of memory integration density demands the smaller structures. The most attractive structure for ReRAM is the nano-crossbar array, where the simple memory elements, have cell sizes of 4F 2 per bit, when F is the half-pitch of the array [7,8]. The development of high resolution etching processes for TiO 2 thin film is necessary for schemes involving nano-crossbar arrays.…”
Section: Introductionmentioning
confidence: 99%
“…Due to the immunity of parylene-C to the photolithographic solvents, with the standard photolithography and room-temperature polymer CVD methods, this parylene-based device can be integrated in the back-end process of the CMOS circuits without contamination and has little influence on the fabricated circuits. Thus, it is 0018-9383/$31.00 © 2012 IEEE very beneficial to the high-density low-cost applications, such as with crossbar array architecture [12].…”
Section: Methodsmentioning
confidence: 99%
“…In recent years, significant research efforts resulted in a variety of RRAM models proposed in the literature . All the available approaches, though offering different physical perspectives, display some common features resulting from experimental evidences: The device in pristine state is a leaky insulator, revealing area‐dependent charge transport . After a controlled breakdown, i.e., the forming process charge transport shows no area dependence, due to the formation of a localized conduction path, i.e., the conductive filament (CF). After the CF is formed, the device can be repeatedly switched between LRS and HRS through set and reset operations . …”
Section: Physics‐based Simulation Of Hfo2 Rrammentioning
confidence: 99%
“…The forming process in HfO 2 ‐based RRAM devices is typically described as the controlled breakdown of the oxide layer . The description of this process requires considering the main charge transport mechanisms occurring in the dielectric layer, as well as the mechanisms responsible for structural modifications.…”
Section: Physics‐based Simulation Of Hfo2 Rrammentioning
confidence: 99%