Multiple-valued logic buses for reducing bus energy in low-power systems

Özer, Emre; Sendag, Resit; Gregg, David

doi:10.1049/ip-cdt:20050160

Cited by 25 publications

(11 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…There have been prior studies on porting MVL to digital and analog circuits with promising results. MVL has been demonstrated to improve energy-efficiency by reducing the switching activity of VLSI interconnects 17 , 18 . MVL based arithmetic circuits are simpler and more efficient over corresponding Boolean logic based implementations 19 – 21 .…”

Section: Introductionmentioning

confidence: 99%

Multi-valued and Fuzzy Logic Realization using TaOx Memristive Devices

Bhattacharjee

Kim

Chattopadhyay

et al. 2018

Sci Rep

132

View full text Add to dashboard Cite

Among emerging non-volatile storage technologies, redox-based resistive switching Random Access Memory (ReRAM) is a prominent one. The realization of Boolean logic functionalities using ReRAM adds an extra edge to this technology. Recently, 7-state ReRAM devices were used to realize ternary arithmetic circuits, which opens up the computing space beyond traditional binary values. In this manuscript, we report realization of multi-valued and fuzzy logic operators with a representative application using ReRAM devices. Multi-valued logic (MVL), such as Łukasiewicz logic generalizes Boolean logic by allowing more than two truth values. MVL also permits operations on fuzzy sets, where, in contrast to standard crisp logic, an element is permitted to have a degree of membership to a given set. Fuzzy operations generally model human reasoning better than Boolean logic operations, which is predominant in current computing technologies. When the available information for the modelling of a system is imprecise and incomplete, fuzzy logic provides an excellent framework for the system design. Practical applications of fuzzy logic include, industrial control systems, robotics, and in general, design of expert systems through knowledge-based reasoning. Our experimental results show, for the first time, that it is possible to model fuzzy logic natively using multi-state memristive devices.

show abstract

Section: Introductionmentioning

confidence: 99%

Multi-valued and Fuzzy Logic Realization using TaOx Memristive Devices

Bhattacharjee

Kim

Chattopadhyay

et al. 2018

Sci Rep

132

View full text Add to dashboard Cite

show abstract

“…However, the general trend of reducing the size of CMOS (Complementary Metal-Oxide-Semiconductor) technology in nanoscale has confronted many difficulties. The main obstacles Ibrahim Savran is with the Karadeniz Technical University, Trabzon, 61080, Turkey include very high leakage currents, high power density, parasitic effects, and restriction of routing and placement processes [6,7,8]. Thus, many nano-scale technologies such as Quantum-dot Cellular Automata (QCA) [9], Single Electron Transistor (SET) [10], and CNTFET [11] have been introduced to overcome these challenges.…”

Section: Introductionmentioning

confidence: 99%

MVL-MIN: A New Heuristic Minimization Tool for Multiple-Valued Logic Functions

2018

CBEMS-18,DMCCIA-18,EHSSM-18,BLEIS-18,ICLTET-18 March 21-23, 2018 Istanbul (Turkey)

View full text Add to dashboard Cite

In this paper, a new heuristic method to minimize multiple-valued logic (MVL) functions and its implementation results will be introduced. The motivation for this work has been to develop a light weight MVL minimization algorithm which is simpler than existing algorithms so that it can serve as a basis for the future work. MVL-MIN is designed and implemented from scratch and it is compared with MVSIS. MVSIS is a MVL minimization program developed by the Electronic Systems Design group at Berkeley. The advantages of the new algorithm include a new cube calculus based technique for detecting and eliminating the totally redundant prime implicants. A comparison with MVSIS approved that the proposed algorithm is able to solve all test files within a fixed allocation of computer resources. Since conventional testbenches are fairly small, we generated 3 sets of testbench in blifmv format. Each set includes 8 multiple-valued logic functions. MVL-MIN is able to solve all test-benches about 5 times faster than MVSIS on average.

show abstract

“…One of the main targets of multiple‐valued logic (MVL) circuitry is to reduce the amount of interconnections inside and outside the chip. It solves the problems of coupling effects and long delays, which occur due to the proliferation of intra‐chip interconnections [1, 4]. The solution is based on the fact that more information can be stored in a single memory cell and transmitted through a wire than binary logic, where only two logic values, {0, 1} 2 , exist.…”

Section: Introductionmentioning

confidence: 99%