Multiphase digital pulsewidth modulator

Foley, Raymond; Kavanagh, R.C.; Marnane, William P.; Egan, M.G.

doi:10.1109/tpel.2006.875569

Cited by 42 publications

(12 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This resolution is, to the knowledge of the authors, finer than those of other state-of-the-art DPWMs [3]- [15]. Most of the previous results are in the order of 1 ns, with a few exceptions: 488 ps in [10], 390 ps in [12] and 255 ps in [11]. The resolution shown in the experimental results, 19.5 ps, goes well beyond these numbers.…”

Section: A Basic Dpwm Structurementioning

confidence: 58%

High Resolution FPGA DPWM Based on Variable Clock Phase Shifting

Castro

Todorovich

2010

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

show abstract

Section: A Basic Dpwm Structurementioning

confidence: 58%

High Resolution FPGA DPWM Based on Variable Clock Phase Shifting

Castro

Todorovich

2010

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

show abstract

“…2 has many similarities to other digital multiphase PWM modulator implementations [2][3][4]. The PWM modulators of [2] and [3] have only one duty cycle command input which is used to determine the duty cycle of all phases.…”

Section: Predictive Current Sharing During Phasementioning

confidence: 99%

Interleaved buck converter with variable number of active phases and a predictive current sharing scheme

Jakobsen¹,

García

Oliver

et al. 2008

2008 IEEE Power Electronics Specialists Conference

View full text Add to dashboard Cite

Abstract-The efficiency of an interleaved Buck converter is typically low at light load conditions because of the switching losses in each of the switching stages. Improvements in the converter efficiency can be achieved by dynamically changing the number of active phases depending on the load current. This paper addresses the issues related to the transient response of the converter when the number of active phases is changed by a digital control scheme. The problem arises because the current in the individual phases of the interleaved Buck converter will not be equal immediately after the controller has changed the number of active phases. This paper proposes a current equalisation scheme that adjusts the duty cycle of each phase in a manner that ensures equal average inductor current in all active phases in one or two PWM periods. The current equalisation scheme relies on the measurement of the output current and the knowledge of a few converter parameters and it does not require a measurement of the current in each phase. A digital PWM modulator has been designed that allows the current equalisation scheme to work. Simulations and measurements for a four phase interleaved Buck converter are presented and shows that the predictive current equalisation scheme can equalise the phase currents in a single PWM period.

show abstract

“…On the other hand, some recent works address the implementation of multiphase digital modulators in order to apply interleaving in parallel multiconverter arrangement, [15,16]. However, the combined application of interleaving and SFM techniques is an open research field.…”

Section: Introductionmentioning

confidence: 99%

Hybrid modulator for power converters in parallel topology

Mon

González

Balcells

et al. 2012

2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC)

View full text Add to dashboard Cite

-This paper presents a new mixed modulator that combines interleaving and spread-spectrum techniques in order to achieve the lowest level of conducted EMI generation. This modulator is addressed to power converters in parallel arrangement. The practical details of the hybrid modulator and controller implementation on a FPGA are explained. The characteristics of such modulator in terms of EMI reduction and converter performance are theoretically explored and experimentally validated in a four channel parallel buck converter operating in closed loop.

show abstract

Multiphase digital pulsewidth modulator

Cited by 42 publications

References 16 publications

High Resolution FPGA DPWM Based on Variable Clock Phase Shifting

High Resolution FPGA DPWM Based on Variable Clock Phase Shifting

Interleaved buck converter with variable number of active phases and a predictive current sharing scheme

Hybrid modulator for power converters in parallel topology

Contact Info

Product

Resources

About