Multilevel outphasing system using six-port modulators and doherty power amplifiers

Moazzen, Hamidreza; Mohammadi, Abbas; Mirzavand, Rashid

doi:10.1007/s10470-016-0908-9

Cited by 6 publications

(3 citation statements)

References 22 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To decrease the signal dynamics in phase and increase the power efficiency in the outphasing architecture, which is related to the fundamental constraints of the RF components of a transmitter, a multilevel outphasing architecture has been proposed [24], [25], [26]. In this case, the power efficiency is increased using discrete amplitude levels A MOP (t) and is expressed as…”

Section: Multilevel Outphasing Modulationmentioning

confidence: 99%

Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters

Ghosh,

Spelman,

Cheung

et al. 2024

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

The digital front-end of the communication transceivers envisioned for fifth-generation (5G) and beyond requires highly configurable high-performance digital signal processing (DSP) hardware operating at very high sampling rates to accommodate increasing signal bandwidths and support a range of modulation schemes and transmitter architectures. In this article, we present an efficient implementation of a highly configurable DSP hardware generator that can generate high-performance DSP hardware for multiple transmitter architectures including Cartesian, polar, outphasing, and multilevel outphasing modulators. The generated hardware unit, which consists of multistage multirate filters and other required DSP operations, runs at sample rates up to 4 GHz. The hardware supports an adjacent channel leakage ratio (ACLR) down to −48 dB and an error vector magnitude (EVM) of 0.78% with a 7-bit phase signal at a sampling rate of 4 GHz for multilevel outphasing modulation. Digital synthesis of the circuit in a 5-nm complimentary metal-oxide semiconductor (CMOS) process yields a core area consumption of 0.01 mm 2 and an estimated power consumption of 37.2 mW for a 200-MHz bandwidth 5G new radio (NR) baseband (BB) signal.

show abstract

Section: Multilevel Outphasing Modulationmentioning

confidence: 99%

Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters

Ghosh,

Spelman,

Cheung

et al. 2024

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

show abstract

“…To increase power efficiency in the outphasing architecture, which is related to the fundamental limitations of the RF components of a transmitter, multilevel outphasing architecture has been proposed [15]- [17]. Power efficiency is increased by using discrete amplitude levels A MOP (t) and is expressed as…”

Section: B Multi-level Outphasing Modulationmentioning

confidence: 99%

Reconfigurable Signal Processing and DSP Hardware Generator for 5G Transmitters

Ghosh

Spelman

Cheung

et al. 2022

2022 IEEE Nordic Circuits and Systems Conference (NorCAS)

View full text Add to dashboard Cite

To impose the reconfigurability and reusability of digital circuits for millimeterwave transmitter architectures, high-speed digital signal processing architectures are explored. The digital front-end of these next-generation transmitters can be implemented up to the maximum operating frequency to meet the requirements of the 5G NR FR2 frequency bands. This paper presents an efficient implementation of a reconfigurable digital signal processor (DSP) that contains programmable multistage multirate filters, operable up to 4 GHz, and a flexible generator for polar, outphasing, and multilevel outphasing modulation. The system achieves an excellent ACLR of 42 dB and EVM degradation of 1.61% with a 7-bit phase signal at a sampling frequency of 4 GHz for outphasing modulation. Digital synthesis of the circuit in a 22 nm FDSOI process results in a core area of 0.12 mm 2 and an estimated power consumption of 142 mW for a 200 MHz bandwidth 5G NR baseband signal.

show abstract

“…To overcome the issue of efficiency roll-off in basic power amplifiers (PAs), a Doherty power amplifier (DPA) was introduced as a circuit-level solution [1]. Due to the potency of DPA for performance optimization at output power as well as its bandwidth and efficiency scopes, numerous researches have been conducted on its various structures [2][3][4][5][6][7][8][9][10][11][12][13][14]. One such structure is asymmetric DPA (ADPA) [2], in which PAaux more contributes to output power compared to PAmain.…”

Section: Introductionmentioning

confidence: 99%

A wideband quasi-asymmetric Doherty power amplifier with a two-section matching-phase difference compensator network design using GaAs technology

Rouhani

Ghanaatian

Abrishamifar

et al. 2020

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

In this paper, a quasi-asymmetric Doherty power amplifier (PA) is designed without load modulation using the GaAs 0.25𝜇𝑚 pHEMT technology to reach an enlarged output power backoff (OPBO) with circuitry solutions in order to overcome technology restrictions. To prevent power leakage in auxiliary PA (PAaux) due to its extremely large off-state impedance, a Wilkinson power combiner is added to the output. Moreover, an input asymmetric power divider is designed to guarantee that no considerable power is delivered to main PA (PAmain) in the high-power region to make it saturated. A two-section matching network is proposed for PAmain, which simultaneously compensates for phase differences of the main and auxiliary amplification paths.To control the significant impedance variation of PAaux versus sweeping power and the different impedance trajectories of the main and auxiliary amplification paths, the bias and dimension selection of PAaux are analyzed to reach the desired output power profile versus input power. These methods overcome impedance variations and linearity degradation. To achieve the aimed 10% fractional bandwidth, appropriate low-quality LC-networks are selected as matching networks.The simulation results indicate the utility of the proposed structure for microwave link applications. Continuous-wave simulations imply that the Doherty PA has a 33dBm maximum output power and a 13.5dB power gain with less than 1dB power gain compression in the desired

show abstract

Multilevel outphasing system using six-port modulators and doherty power amplifiers

Cited by 6 publications

References 22 publications

Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters

Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters

Reconfigurable Signal Processing and DSP Hardware Generator for 5G Transmitters

A wideband quasi-asymmetric Doherty power amplifier with a two-section matching-phase difference compensator network design using GaAs technology

Contact Info

Product

Resources

About