MPEG-4 video decoder optimization

Casalino, F.; Cagno, Gianluca Di; Luca, Ramona

doi:10.1109/mmcs.1999.779231

Cited by 8 publications

(6 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The authors report similar performance as the one obtained in the state-of-the-art [3,10], stressing the non-straightforward character of the comparison. The performance logically depends on the platform and the coding characteristics of the test sequences.…”

Section: Speeding Up the Mpeg-4 Video Decoder By Address Optimisationssupporting

confidence: 64%

See 1 more Smart Citation

Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder

Palkovic¹,

Miranda²,

Denolf³

et al.

Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conferen

View full text Add to dashboard Cite

show abstract

Section: Speeding Up the Mpeg-4 Video Decoder By Address Optimisationssupporting

confidence: 64%

“…The performance logically depends on the platform and the coding characteristics of the test sequences. Unfortunately, insufficient details about the testbench in [3,10] are provided to make a detailed comparison.…”

Section: Speeding Up the Mpeg-4 Video Decoder By Address Optimisationsmentioning

confidence: 99%

Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder

Palkovic¹,

Miranda²,

Denolf³

et al.

Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conferen

View full text Add to dashboard Cite

show abstract

“…This makes research on the decoding process focus mainly on pure optimization (i.e., code optimization, data reuse, special architecture design, etc.) [13]. Fig.…”

Section: Mpeg-4 Ovc Decoding Processmentioning

confidence: 99%

Low-Complexity MPEG-4 Shape Encoding towards Realtime Object-Based Applications

Jang¹

2004

ETRI J

View full text Add to dashboard Cite

Although frame‐based MPEG‐4 video services have been successfully deployed since 2000, MPEG‐4 video coding is now facing great competition in becoming a dominant player in the market. Object‐based coding is one of the key functionalities of MPEG‐4 video coding. Realtime object‐based video encoding is also important for multimedia broadcasting for the near future. Object‐based video services using MPEG‐4 have not yet made a successful debut due to several reasons. One of the critical problems is the coding complexity of object‐based video coding over frame‐based video coding. Since a video object is described with an arbitrary shape, the bitstream contains not only motion and texture data but also shape data. This has introduced additional complexity to the decoder side as well as to the encoder side. In this paper, we have analyzed the current MPEG‐4 video encoding tools and proposed efficient coding technologies that reduce the complexity of the encoder. Using the proposed coding schemes, we have obtained a 56 percent reduction in shape‐coding complexity over the MPEG‐4 video reference software (Microsoft version, 2000 edition).

show abstract

“…We consider a set of video coders and decoders, which share a set of cores to perform some common signal processing operations. In particular, we include two legacy standards, MPEG-2 [31], [32] and H.263 [33], and the more recent MPEG-4 [34], [35] format. The codecs are supposed to be configured on an FPGA device (in this example, we opted for a Xilinx XC4VLX60) to encode or decode a video stream with one of the supported formats, but they cannot fit on the device at the same time because of area and power-related issues.…”

Section: Real-world Case Studymentioning

confidence: 99%

A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design

Beretta

Rana

Atienza

et al. 2011

IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

View full text Add to dashboard Cite

Abstract-Nowadays, multi-core systems-on-chip (SoCs) are typically required to execute multiple complex applications, which demand a large set of heterogeneous hardware cores with different sizes. In this context, the popularity of dynamically reconfigurable platforms is growing, as they increase the ability of the initial design to adapt to future modifications. This paper presents a design flow to efficiently map multiple multi-core applications on a dynamically reconfigurable SoC. The proposed methodology is tailored for a reconfigurable hardware architecture based on a flexible communication infrastructure, and exploits applications similarities to obtain an effective mapping. We also introduce a run-time mapper that is able to introduce new applications that were not known at design-time, preserving the mapping of the original system. We apply our design flow to a real-world multimedia case study and to a set of synthetic benchmarks, showing that it is actually able to extract similarities among the applications, as it achieves an average improvement of 29% in terms of reconfiguration latency with respect to a communication-oriented approach, while preserving the same communication performance.Index Terms-Field programmable gate arrays, platformbased design, reconfigurable architectures, run-time adaptability.

show abstract

MPEG-4 video decoder optimization

Cited by 8 publications

References 0 publications

Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder

Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder

Low-Complexity MPEG-4 Shape Encoding towards Realtime Object-Based Applications

A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design

Contact Info

Product

Resources

About