Proceedings of the 2nd International Workshop on Hardware-Software Co-Design for High Performance Computing 2015
DOI: 10.1145/2834899.2834903
|View full text |Cite
|
Sign up to set email alerts
|

Modeling performance and energy for applications offloaded to Intel Xeon Phi

Abstract: Accelerators are adopted to increase performance, reduce time-to-solution, and minimize energy-to-solution. However, employing them efficiently, given system and application characteristics, is often a daunting task. A goal of this work is to propose a general model that predicts performance and power requirements for an application, computational portions of which are offloaded to an accelerator. Intel Xeon Phi is the only accelerator type investigated here, and only in offload execution mode. This mode is al… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
4
3

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(3 citation statements)
references
References 12 publications
0
3
0
Order By: Relevance
“…Phase refers to a computation or data movement type operation, such as RAM to cache data transfers or communication on the node or over the network; the phases often overlap to optimize performance. Such a division was considered by Lawson et al (2015) in order to model each phase differently, which has proven to be difficult in general for correlating phases with power readings. The implementation of the EMD/HHT method used here is based on the original one from Huang et al (1998) and Wu and Huang (2009), as adapted by Ezer and Corlett (2012) and Ezer et al (2013), and the code for EMD/HHT analysis is available in the study by Ezer (2015) in MATLAB.…”
Section: Analysis Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…Phase refers to a computation or data movement type operation, such as RAM to cache data transfers or communication on the node or over the network; the phases often overlap to optimize performance. Such a division was considered by Lawson et al (2015) in order to model each phase differently, which has proven to be difficult in general for correlating phases with power readings. The implementation of the EMD/HHT method used here is based on the original one from Huang et al (1998) and Wu and Huang (2009), as adapted by Ezer and Corlett (2012) and Ezer et al (2013), and the code for EMD/HHT analysis is available in the study by Ezer (2015) in MATLAB.…”
Section: Analysis Methodsmentioning
confidence: 99%
“…For KNC-native, the flag is required. The CPU-KNC offload usage mode was developed by the authors, see the previous work for details on the offload usage mode (Lawson et al, 2014, 2015).…”
Section: Experiments Proceduresmentioning
confidence: 99%
“…Early versions of RAPL were model based, but more recent processors incorporate dedicated power sensors. AMD included equivalent functionality starting with their Bulldozer CPU [1], while similar schemes exist for GPU [8] and Xeon Phi [28] platforms.…”
Section: :3mentioning
confidence: 99%