2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) 2017
DOI: 10.1109/ipdpsw.2017.123
|View full text |Cite
|
Sign up to set email alerts
|

Modeling of Applications and Hardware to Explore Task Mapping and Scheduling Strategies on a Heterogeneous Micro-Server System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0

Year Published

2018
2018
2020
2020

Publication Types

Select...
3
1
1

Relationship

2
3

Authors

Journals

citations
Cited by 7 publications
(6 citation statements)
references
References 22 publications
0
6
0
Order By: Relevance
“…pthread, OpenMP, OpenCL). A complete mathematical formulation of tasks mapping on heterogeneous system problem is available in [13]. In this work, two straightforward mapping strategies were developed for the experiments.…”
Section: Mapping Problemmentioning
confidence: 99%
See 1 more Smart Citation
“…pthread, OpenMP, OpenCL). A complete mathematical formulation of tasks mapping on heterogeneous system problem is available in [13]. In this work, two straightforward mapping strategies were developed for the experiments.…”
Section: Mapping Problemmentioning
confidence: 99%
“…In [10] an iterative algorithm is proposed for the mapping problem on heterogeneous computing platforms with load balancing as a goal. In [13] the authors model both task scheduling and mapping in a heterogeneous system as a bi-objective optimization problem between energy consumption and system performance.…”
Section: Related Workmentioning
confidence: 99%
“…In addition, we consider in this work communication cost between tasks and processing elements. Preliminary results on modeling applications and heterogeneous platforms have been presented in [6], we focus in this work on tasks chain to determine a performance guarantee algorithm.…”
Section: Related Workmentioning
confidence: 99%
“…Each edge e i,j ∈ E represents a precedence constraint between two tasks t i and t j and refers to the volume of communication from t i to t j denoted by Ct i,j if they are not assigned to the same processing element. Communication cost between each pair of processing elements (PE k , PE l ) is denoted by Cm k,l with Cm k,l Max i execut i,k , ∀i ∈{1, 2,...,n} and ∀k, l ∈{1, 2,...,m} as in [6].…”
Section: M O D E Lmentioning
confidence: 99%
“…We associate it with the value ct i,j which represents the communication delay between t i and t j if they are executed on two different resource types. The exact formula to evaluate ct i,j which takes into consideration latencies and available bandwidth between processors is provided in [28]. We denote by (i) (resp.…”
Section: Problem Definitionmentioning
confidence: 99%