2016
DOI: 10.1155/2016/3498720
|View full text |Cite
|
Sign up to set email alerts
|

Modeling and Experimental Study of Soft Error Propagation Based on Cellular Automaton

Abstract: Aiming to estimate SEE soft error performance of complex electronic systems, a soft error propagation model based on cellular automaton is proposed and an estimation methodology based on circuit partitioning and error propagation is presented. Simulations indicate that different fault grade jamming and different coupling factors between cells are the main parameters influencing the vulnerability of the system. Accelerated radiation experiments have been developed to determine the main parameters for raw soft e… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 17 publications
(19 reference statements)
0
1
0
Order By: Relevance
“…However, there exist many high energy particles in the space environment, and the interaction of high energy particles with electronic components will cause SEEs (Single Event Effects). The SEE happens when the collected fraction of the charge liberated by the high energy particle might be larger than the electric charge stored on a sensitive node [5]. There are many manifestations of SEEs, such as SEU, MEU, SET, SEFI, etc., which will cause damage to the FPGA circuits to different degrees [4]- [6], [6]- [9].…”
Section: Introductionmentioning
confidence: 99%
“…However, there exist many high energy particles in the space environment, and the interaction of high energy particles with electronic components will cause SEEs (Single Event Effects). The SEE happens when the collected fraction of the charge liberated by the high energy particle might be larger than the electric charge stored on a sensitive node [5]. There are many manifestations of SEEs, such as SEU, MEU, SET, SEFI, etc., which will cause damage to the FPGA circuits to different degrees [4]- [6], [6]- [9].…”
Section: Introductionmentioning
confidence: 99%