2000
DOI: 10.1109/22.904736
|View full text |Cite
|
Sign up to set email alerts
|

Modeling, analysis, and design of RF LDMOS devices using harmonic-balance device simulation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2003
2003
2023
2023

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 41 publications
(8 citation statements)
references
References 18 publications
0
8
0
Order By: Relevance
“…The source region and the p-body were tied together to eliminate extra surface bond wires to reduce the source inductance and improve the RF performance in a power amplifier configuration. 9) The gate oxide thickness was 135 A ˚and the mask channel length (L CH ) was 0.5 mm. The drift length (L Drift ¼ L OV þ L FOX ) was fixed at 3.6 mm in this investigation.…”
Section: Methodsmentioning
confidence: 99%
“…The source region and the p-body were tied together to eliminate extra surface bond wires to reduce the source inductance and improve the RF performance in a power amplifier configuration. 9) The gate oxide thickness was 135 A ˚and the mask channel length (L CH ) was 0.5 mm. The drift length (L Drift ¼ L OV þ L FOX ) was fixed at 3.6 mm in this investigation.…”
Section: Methodsmentioning
confidence: 99%
“…Considerable effort is put into linearization of amplifiers at different levels, from device design and circuit-techniques up to system-level with correction techniques such as feedforward and digital pre-distortion. Analysis of the distortion generated by the device itself and its relation to detailed device parameters is still fairly limited [1][2][3][4][5][6]. In this paper, a unique harmonic balance (hb) device simulator with the capability of including external circuitry is used [1,2] to study the influence of channel engineering on linearity in RF power LDMOS devices.…”
Section: Introductionmentioning
confidence: 99%
“…Also, contrary to other RF devices, the LDMOS shows surprisingly high breakdown voltages and low die-to-package temperature resistance, which indicate its potential application in high-power amplifier design. This paper presents static and large-signal analyses for the LDMOS FET, and a design method to construct the high-efficiency and high-output power of a PA module by using the LDMOS FET [2].…”
Section: Introductionmentioning
confidence: 99%
“…2), and the solution is given by the (ideally) common intersection of the three circles derived from the measured data [1]. There are different methods to implement the six-port reflectometer, such as using two directional couplers and two voltage probes [2], and using three-coupled lines (coaxial lines, stripline, waveguide, or microstrip lines) [3,4]. Another way is by using a five-port junction (ring or disc) and a directional coupler [5].…”
Section: Introductionmentioning
confidence: 99%