2018
DOI: 10.3390/electronics8010022
|View full text |Cite
|
Sign up to set email alerts
|

Model-Based Latency Compensation for Network Controlled Modular Multilevel Converters

Abstract: The use of an internal digital communication network enhances the scalability, implementation and maintenance of Modular Multilevel Converters (MMC). However, it also introduces delays that limit the sampling frequency and the controller dynamic performance. In this paper, we propose a model-based predictor to compensate for the loop delay and overcome these limitations. Two benefits of this approach are possible: either designers can increase the sampling rate and control performance or employ a slower commun… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 27 publications
0
3
0
Order By: Relevance
“…They are of the same order of magnitude of the MCT in small networks and they contribute to the end-to-end communication delay. As discussed in [24], the end-to-end latency adds to the loop delay and has negative influence in the closed loop system response. Moreover, in certain protocols (e.g., POWERLINK), the MAC may also be involved in the packet forwarding, causing the respective delay to impact the MCT, too.…”
Section: Mac Implementations and Delay Measurementsmentioning
confidence: 99%
“…They are of the same order of magnitude of the MCT in small networks and they contribute to the end-to-end communication delay. As discussed in [24], the end-to-end latency adds to the loop delay and has negative influence in the closed loop system response. Moreover, in certain protocols (e.g., POWERLINK), the MAC may also be involved in the packet forwarding, causing the respective delay to impact the MCT, too.…”
Section: Mac Implementations and Delay Measurementsmentioning
confidence: 99%
“…The implementation of identification techniques can be done using digital control platforms such as FPGAs [ 2 , 5 , 10 , 21 , 22 , 24 ], microcontrollers [ 9 , 25 ] or Systems on Chip (SoC) [ 26 , 27 , 28 ]. FPGA implementation allows for task parallelization and a very accurate timing.…”
Section: Introductionmentioning
confidence: 99%
“…Second, spectral analysis is applied for the identification itself, allowing open and closed-loop operation. Finally, the implementation on a SoC [ 26 , 27 , 28 ] allows full online operation, integrating all processing task in the digital platform and very accurate timing control.…”
Section: Introductionmentioning
confidence: 99%