13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Ma
DOI: 10.1109/asmc.2002.1001640
|View full text |Cite
|
Sign up to set email alerts
|

METRO-3D: an efficient three-dimensional wafer inspection simulator for next generation lithography

Abstract: Wafer inspection schemes for next generation lithography (NGL) will play a key role in controlling defect mechanisms and maintaining an acceptable yield. Developing these wafer inspection schemes will require characterization and optimization of DUV wavelength illumination at high numerical apertures (greater than 0.9) to detect defects that may be a fraction of Ihe design rule. Using wafer inspection test benches that provide the flexibility for various illumination polarizations, numerical apertures, scannin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 7 publications
0
0
0
Order By: Relevance