IEEE International Solid-State Circuits Conference
DOI: 10.1109/isscc.1989.48199
|View full text |Cite
|
Sign up to set email alerts
|

Merged CMOS/bipolar current switch logic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…The three-levels series BiCMOS adder proposed in this paper consists in two blocks, the first for the sum and the second for the carry. [5], [6] show examples of mixing MOS and bipolar transistors. But we can notice a current bias source at the lower level and some input transistors at a second level.…”
Section: Multi-level Bicmos Ecl-type Full-addermentioning
confidence: 99%
“…The three-levels series BiCMOS adder proposed in this paper consists in two blocks, the first for the sum and the second for the carry. [5], [6] show examples of mixing MOS and bipolar transistors. But we can notice a current bias source at the lower level and some input transistors at a second level.…”
Section: Multi-level Bicmos Ecl-type Full-addermentioning
confidence: 99%
“…At Siemens so far emphasis was put mainly on basic circuitry and on the development of innovative circuit schemes like the "merged CMOS/bipolar logic" (MCSL) (16,17). Using this circuit technique adder macros were realized (Fig.…”
Section: Demonstratorsmentioning
confidence: 99%