2021
DOI: 10.1007/s11042-020-10258-0
|View full text |Cite
|
Sign up to set email alerts
|

Memory-efficient architecture for FrWF-based DWT of high-resolution images for IoMT applications

Abstract: This paper proposes a simple low memory architecture for computing discrete wavelet transform (DWT) of high-resolution (HR) images on lowcost memory-constrained sensor nodes used in visual sensor networks (VSN) or Internet of Multimedia Things (IoMT). The main feature of the proposed architecture is the novel data scanning technique that makes memory requirement independent of the image size. The proposed architecture needs only (30S) words of memory, where S is the number of parallel processing units and a cr… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 67 publications
(88 reference statements)
0
2
0
Order By: Relevance
“…IoMT aims to construct a smart framework for healthcare. And also, IoMT framework is a complex architecture and connects various components that interact with each other and offers many solutions to end-users [ 3 ]. IoMT enhances real-time health monitoring solutions and human–machine interaction that improves patient participation in decision-making [ 4 ].…”
Section: Introductionmentioning
confidence: 99%
“…IoMT aims to construct a smart framework for healthcare. And also, IoMT framework is a complex architecture and connects various components that interact with each other and offers many solutions to end-users [ 3 ]. IoMT enhances real-time health monitoring solutions and human–machine interaction that improves patient participation in decision-making [ 4 ].…”
Section: Introductionmentioning
confidence: 99%
“…Lifting-based hardware architectures [ 33 , 34 , 35 , 36 , 37 , 38 ] are usually simpler, have lower computational complexity and utilize less amount of logic and memory resources. The most efficient hardware architectures of the 1-D DWT and 2-D DWT are described in [ 28 ] and [ 36 , 37 , 38 , 39 , 40 , 41 , 42 , 43 , 44 , 45 , 46 , 47 , 48 , 49 , 50 , 51 , 52 , 53 , 54 , 55 , 56 , 57 , 58 , 59 , 60 ]. The concept of the proposed 2-D DWT with 5/3 filters and its hardware architecture are presented in [ 61 , 62 , 63 ].…”
Section: Introductionmentioning
confidence: 99%