MALTA3: Concepts for a new radiation tolerant sensor in the TowerJazz 180 nm technology

Dobrijević, Dominik; Allport, P. P.; Tortajada, Ignacio Asensi; Berlea, D.V.; Bortoletto, D.; Buttar, C. M.; Dachs, F.; Dao, V.; Denizli, H.; Flores, Leyre; Gabrielli, A.; González, V.; LeBlanc, M.; Vázquez, Marcos Núñez; Oyulmaz, Kaan Yüksel; Pernegger, H.; Piro, F.; Riedler, P.; Sandaker, H.; Sánchez, Carlos Solans; Snoeys, W.; Suligoj, Tomislav; Rijnbach, Milou van; Weick, Julian; Worm, Steven

doi:10.1016/j.nima.2022.167226

Search citation statements

Order By: Relevance

Paper Sections

Select...

Malta31

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…MALTA3 [9] presents a deviation from the previous full size iterations, by expanding the on chip synchronization concept to a full scale prototype (figure 3). Minor changes to the matrix include the digital pulsing circuitry and a revised pixel masking scheme.…”

Section: Malta3mentioning

confidence: 99%

Future developments of radiation tolerant sensors based on the MALTA architecture

et al. 2023

View full text Add to dashboard Cite

The planned MALTA3 DMAPS designed in the standard TowerJazz 180 nm imaging process will implement the numerous process modifications, as well as front-end changes in order to boost the charge collection efficiency after the targeted fluence of 1 × 1015 1 MeV neq/cm2. The effectiveness of these changes have been demonstrated with recent measurements of the full size MALTA2 chip. With the original MALTA concept being fully asynchronous, a small-scale MiniMALTA demonstrator chip has been developed with the intention of bridging the gap between the asynchronous pixel matrix, and the synchronous DAQ. This readout architecture will serve as a baseline for MALTA3, with focus on improved timing performance. The synchronization memory has been upgraded to allow clock speeds of up to 1.28 GHz, with the goal of achieving a sub-nanosecond on-chip timing resolution. The subsequent digital readout chain has been modified and will be discussed in the context of the overall sensor architecture.

show abstract

Section: Malta3mentioning

confidence: 99%