2019 14th International Conference on Design &Amp; Technology of Integrated Systems in Nanoscale Era (DTIS) 2019
DOI: 10.1109/dtis.2019.8734973
|View full text |Cite
|
Sign up to set email alerts
|

LUT-Oriented Asynchronous Logic Design Based on Resubstitution

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…Note that for these experiments, we did not constraint the number of levels (see for instance i2c levels are increased from 6 to 15). Furthermore, recently, new best-size results have been presented in [44] and [45]. Even though additional size optimizations have been applied on top of our best results, we still hold the best area results for 3 of the results from Table 1, that is, no further optimizations were found for these cases.…”
Section: A Epfl Benchmarksmentioning
confidence: 70%
“…Note that for these experiments, we did not constraint the number of levels (see for instance i2c levels are increased from 6 to 15). Furthermore, recently, new best-size results have been presented in [44] and [45]. Even though additional size optimizations have been applied on top of our best results, we still hold the best area results for 3 of the results from Table 1, that is, no further optimizations were found for these cases.…”
Section: A Epfl Benchmarksmentioning
confidence: 70%
“…The window optimization is performed using the resubstitution, which is formulated and solved as a covering task. First time, the resubstitution as the covering task was proposed in Lemberski et al 21 It was oriented on dual-rail (asynchronous) non-scalable (no windowing) design. In this paper, the approach is adapted to synchronous logic scalable optimization.…”
mentioning
confidence: 99%