2016
DOI: 10.1109/lwc.2016.2571283
|View full text |Cite
|
Sign up to set email alerts
|

Lowering the Error Floor of Turbo Codes With CRC Verification

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
13
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
7
2
1

Relationship

0
10

Authors

Journals

citations
Cited by 27 publications
(13 citation statements)
references
References 14 publications
0
13
0
Order By: Relevance
“…When m ≤ n/2, if only one vector is processed, most of the PE's stay in the idle mode. EBS offers the possibility to take profit of the idling PE to either process several independent frames in parallel, and thus increase the processing throughput, or to process the same frame with several decoding hypothesis to increase the decoding performance using techniques likes [8] or [9] to name only a few. In both cases a 'Single Instruction, Multiple Data (SIMD)' type of processing should be used, i.e., vectors of same size should be concurrently rotated by the same index.…”
Section: B Parallelismmentioning
confidence: 99%
“…When m ≤ n/2, if only one vector is processed, most of the PE's stay in the idle mode. EBS offers the possibility to take profit of the idling PE to either process several independent frames in parallel, and thus increase the processing throughput, or to process the same frame with several decoding hypothesis to increase the decoding performance using techniques likes [8] or [9] to name only a few. In both cases a 'Single Instruction, Multiple Data (SIMD)' type of processing should be used, i.e., vectors of same size should be concurrently rotated by the same index.…”
Section: B Parallelismmentioning
confidence: 99%
“…The low free distance results in the BER curve flattening after entering the "error floor" region, making it extremely difficult to achieve a very low probability of error even if the signal-to-noise ratio continuously grows. Recent studies [103] showed that the aforementioned problem can be mitigated by adopting both interleave design improvements and cyclic redundancy check codes.…”
Section: Turbo Codesmentioning
confidence: 99%
“…Concatenating another outer code such as the Bose-Chaudhuri-Hocquenghem (BCH) code is also widely used [18]. Applying additional check code such as cyclic redundancy check (CRC) code for post-processing is proposed in [19] [20] [21]. Error floor lowering methods show different levels of success with handcrafted heuristics.…”
Section: A Motivationmentioning
confidence: 99%