International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)
DOI: 10.1109/iedm.2000.904350
|View full text |Cite
|
Sign up to set email alerts
|

Low temperature (800°C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
41
0

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 62 publications
(45 citation statements)
references
References 3 publications
1
41
0
Order By: Relevance
“…This interpretation is supported, although somewhat indirectly, by reports of enhanced activation of B in Si driven by compressive strain. 16,17 In this case, where the lattice strain field is compressive and the local strain field around the relatively small substitutional B atom is tensile, B activation is seen to be increased. This increase is attributed to a compensation effect between the two strain fields, favoring substitutional incorporation of B.…”
Section: Fig 3 Sims and Differentialmentioning
confidence: 99%
“…This interpretation is supported, although somewhat indirectly, by reports of enhanced activation of B in Si driven by compressive strain. 16,17 In this case, where the lattice strain field is compressive and the local strain field around the relatively small substitutional B atom is tensile, B activation is seen to be increased. This increase is attributed to a compensation effect between the two strain fields, favoring substitutional incorporation of B.…”
Section: Fig 3 Sims and Differentialmentioning
confidence: 99%
“…It has also benchmarked an area in strain engineering where bandgap tailoring is essential for the mobility enhancement (4)(5)(6). Tremendous experimental results have been presented on the growth and integration of SiGe layers for different applications, meanwhile, remarkably fewer reports are available about the modeling of the growth (7)(8)(9).…”
Section: Introductionmentioning
confidence: 99%
“…FinFETs designed with s/σ < 2.5 perform worse than devices with abrupt SDE regions because a large d at lower σ causes dopant spill into the channel, leading to lower A VO and f T . Since the value of d depends on thermal budget and diffusivity, very small values (< 3 nm/dec) may be difficult to achieve (very small values of d require a nonstandard process [19], [20] such as solid phase epitaxy or laser thermal annealing), as it may ultimately require control of individual atoms. Therefore, it is more appropriate to increase s to achieve higher s/σ values.…”
Section: Optimization Of Analog Fommentioning
confidence: 99%