2012
DOI: 10.1049/iet-map.2011.0415
|View full text |Cite
|
Sign up to set email alerts
|

Low-power UWB LNA with common-gate and current-reuse techniques

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
32
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 38 publications
(32 citation statements)
references
References 9 publications
0
32
0
Order By: Relevance
“…However, it degrades near lower-frequency region. To achieve high-performance S 11 for the entire band, it is shown in (5) and studied in [8] that the inductor L s1 directly affects the achievable input matching. However, it has been specified in [12] that the source inductor must be optimised to achieve high-performance S 11 .…”
Section: Simulation Results and Discussionmentioning
confidence: 99%
See 3 more Smart Citations
“…However, it degrades near lower-frequency region. To achieve high-performance S 11 for the entire band, it is shown in (5) and studied in [8] that the inductor L s1 directly affects the achievable input matching. However, it has been specified in [12] that the source inductor must be optimised to achieve high-performance S 11 .…”
Section: Simulation Results and Discussionmentioning
confidence: 99%
“…1b and c clearly show cascode gain and NF with and without L x against frequency. In absence of an inter-stage inductor L x , simulation results show a gain roll-off problem in the mid-frequency region (6)(7)(8)(9)(10)(11)(12)(13)(14). Although, both the gain and NF improves, when an inter-stage inductor L x is introduced in the cascode topology.…”
Section: Research Articlementioning
confidence: 99%
See 2 more Smart Citations
“…In order to meet the stringent requirements for low power operation, various circuit topologies have been studied [5][6][7][8]. Current-reused technique is widely used to achieve low power in [5], which is attractive compared to other topologies as it features sharing current that led to reduce the power consumption. However, relatively large supply voltage is required due to the stacking architecture of multi transistors, and the performance degrades significantly as the supply voltage decrease.…”
Section: Introductionmentioning
confidence: 99%