2022 IEEE International Symposium on Phased Array Systems &Amp; Technology (PAST) 2022
DOI: 10.1109/past49659.2022.9975074
|View full text |Cite
|
Sign up to set email alerts
|

Low-Power K/Q-Band Digital Phased Array Chiplet

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…Furthermore, an ADC demonstrated operation at 12 Gb/s with 12 bits of data, for a total data rate of 144 Gb/s. 10,11 Using the parallelization of a chiplet HI interface, these data are offloaded to the signal processing chip in 32 12-bit channels operating at 375 Mb/s. These types of data rates will be required for future radar and 6G communication.…”
Section: Microelectronicsmentioning
confidence: 99%
“…Furthermore, an ADC demonstrated operation at 12 Gb/s with 12 bits of data, for a total data rate of 144 Gb/s. 10,11 Using the parallelization of a chiplet HI interface, these data are offloaded to the signal processing chip in 32 12-bit channels operating at 375 Mb/s. These types of data rates will be required for future radar and 6G communication.…”
Section: Microelectronicsmentioning
confidence: 99%