Low Power High-Efficiency Shift Register Using Implicit Pulse-Triggered Flip-Flop in 130 nm CMOS Process for a Cryptographic RFID Tag

Abstract

Abstract:The shift register is a type of sequential logic circuit which is mostly used for storing digital data or the transferring of data in the form of binary numbers in radio frequency identification (RFID) applications to improve the security of the system. A power-efficient shift register utilizing a new flip-flop with an implicit pulse-triggered structure is presented in this article. The proposed flip-flop has features of high performance and low power. It is composed of a sampling circuit implemented by five transistors, a C-element for rise and fall paths, and a keeper stage. The speed is enhanced by executing four clocked transistors together with a transition condition technique. The simulation result confirms that the proposed topology consumes the lowest amounts of power of 30.1997 and 22.7071 nW for parallel in -parallel out (PIPO) and serial in -serial out (SISO) shift register respectively covering 22 µm 2 chip area. The overall design consist of only 16 transistors and is simulated in 130 nm complementary-metal-oxide-semiconductor (CMOS) technology with a 1.2 V power supply.

Design Architectures of the CMOS Power Amplifier for 2.4 GHz ISM Band Applications: An Overview

“…CMOS technology enables operation at a lower power supply, resulting in a reduced power dissipation in the circuit [3,4] and a minimized fabrication cost because of the compact chip size. CMOS offers the prospect of integrating radiofrequency (RF)/digital/analog functions on a single chip in a low-cost manner [5][6][7]. The CMOS power amplifier (PA) is a promising solution for modern wireless devices to satisfy the demand of a low-power and low-cost design.…”

Nano CMOS Charge Pump for Readerless RFID PLL

“…Charge pump based PLL (CPPLL) is broadly used in a wireless communication systems for frequency synthesis; especially in radio, telecommunications and other electronic applications due to its simple feedback system [1,2]. CPPLL is preferred because of low bias current [3,4], low static phase offset [5][6][7] and large system gain [8,9]. Furthermore, it performs the key role to ensure the stability of frequency synthesis [10,11].…”

“…In this regard, it is imperative to design a charge pump circuit that can generate a steady output current and can produce a superbly matched current with zero error in CPPLL. [4] Charge pump (CP) is the subsequent stage to the PFD, i.e., the output (UP and DWN) signals of the PFD are fed to the CP circuit. The key principle of a charge pump is to translate the logic states of the PFD into suitable analog signals to control the voltage-controlled oscillator (VCO) through a loop filter.…”

Fully Integrated K-Band Active Bandpass Filter In GPDK 90nm CMOS Technology

“…To conquer these constraints, several techniques have been introduced as illustrated in the literature [7][8]. Continuous downscaling of CMOS technology enables the designers fabricating fully integrated and low power RF systems [9]. An RF filter is one of the performance decisive building blocks of all modern wireless transceivers.…”