2013
DOI: 10.1109/tcpmt.2013.2263932
|View full text |Cite
|
Sign up to set email alerts
|

Low-Loss Broadband Package Platform With Surface Passivation and TSV for Wafer-Level Packaging of RF-MEMS Devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
18
0

Year Published

2014
2014
2022
2022

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 41 publications
(18 citation statements)
references
References 27 publications
0
18
0
Order By: Relevance
“…Fig. 43 shows a typical WLCSP configuration where TSVs are placed in the cap wafer [304]. The insertion loss of 2 mm CPW lines with TSVs is in the range of 0.14-0.3 dB over 5-25 GHz, with a 1dB cut-off frequency of 27.4 GHz.…”
Section: Rf Memsmentioning
confidence: 99%
“…Fig. 43 shows a typical WLCSP configuration where TSVs are placed in the cap wafer [304]. The insertion loss of 2 mm CPW lines with TSVs is in the range of 0.14-0.3 dB over 5-25 GHz, with a 1dB cut-off frequency of 27.4 GHz.…”
Section: Rf Memsmentioning
confidence: 99%
“…To minimize and reduce the risks of losses, the silicon substrate used was 305 μm thick high resistivity MCZ silicon wafers (3-10 kΩ-cm) from Okmetic Oyj. If regular CZ Si-wafers had been used with low resistivity (≦100 Ω-cm), the magnetic fields would penetrate deeply into the substrate causing losses and reducing both the inductance and Q-factor [8], and be a lossy medium for RF signals [9]. The purpose to use thin Siwafers is to be able integrate the magnetic process flow with Silex established Cu-metalized TSV process flow [2], which requires 305 µm wafers.…”
Section: Fabricationmentioning
confidence: 99%
“…In summary, influencing factors on damping losses can contribute to three aspects: vacuum packaging technology, materials properties, and mechanical structure topology. First, vacuum packaging scheme as the 2 Shock and Vibration most common one is used to greatly decrease air damping, such as epi-seal encapsulation process [20][21][22][23][24][25], hermetic lid sealing process [13,[26][27][28], Through-Silicon Via (TSV) process [29,30], and SPIL MEMS WLP process [31]. Second, some different kinds of materials are tried to yield lower the thermoelastic, surface deflect, and Akhiezer damping.…”
Section: Introductionmentioning
confidence: 99%