2018
DOI: 10.1109/jlt.2018.2877479
|View full text |Cite
|
Sign up to set email alerts
|

Low-Complexity Real-Time Receiver for Coherent Nyquist-FDM Signals

Abstract: We propose and demonstrate a new low-complexity hardware architecture and digital signal processing (DSP) implementation for coherent reception of Nyquist frequency division multiplexed (Nyquist-FDM, digital subcarrier multiplexing) signals in real time. Key to achieve lowest complexity is the combination of an optimized frequency domain and time domain processing block. In the frequency domain processing, we combine subcarrier equalization and timing recovery with a noninteger oversampling ratio of 16/15. In … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
5
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 28 publications
(6 citation statements)
references
References 42 publications
0
5
0
Order By: Relevance
“…where A(k) is the frequency-domain signal and H(k) is the frequency-domain channel response. Godard timing error detector is a frequency-domain timing error detector [30,31], which estimates the timing error as…”
Section: Timing Recovery With Phase Initializationmentioning
confidence: 99%
“…where A(k) is the frequency-domain signal and H(k) is the frequency-domain channel response. Godard timing error detector is a frequency-domain timing error detector [30,31], which estimates the timing error as…”
Section: Timing Recovery With Phase Initializationmentioning
confidence: 99%
“…where A(k) is the frequency-domain signal and H(k) is the frequency-domain channel response. Godard timing error detector is a frequency-domain timing error detector [34,35], which estimates the timing error as…”
Section: Ts-a For Timing Recovery With Phase Initializationmentioning
confidence: 99%
“…However, because of their limited logic resources, FPGAs can accommodate only smaller systems, e.g. only one polarization out of two [3]. In contrast, ASICs may appear to have unlimited resources.…”
Section: Real-time Implementation Platformsmentioning
confidence: 99%
“…It is challenging to implement ADCs with high sampling rates. While digital subcarrier multiplexing offers one path to limiting symbol rate at the system level [3,13], choice of oversampling is a trade-off available during receiver implementation. An oversampling of 2 samples per symbol (SPS) has been common, since this choice relaxes ADC requirements and enables powerful equalization schemes [7].…”
Section: Dsp For Intradyne Coherent Receiversmentioning
confidence: 99%