2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
DOI: 10.1109/iscas.2004.1329112
|View full text |Cite
|
Sign up to set email alerts
|

Linearization of CMOS LNA's via optimum gate biasing

Abstract: A FET linearization technique based on optimum gate biasing is investigated at RF. A novel bias circuit is proposed to generate the gate voltage for zero 3rd-order nonlinearity of the FET transconductance. The measured data show that a peak in IIP 3 occurs at a gate voltage slightly different from the one predicted by the dc theory. The origins of this offset are explained based on a Volterra series analysis and confirmed experimentally. The technique was used in a 0.25µm CMOS cellular-band CDMA LNA. At the op… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
41
0

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 86 publications
(41 citation statements)
references
References 2 publications
0
41
0
Order By: Relevance
“…The high linearity frequency range does not shift since the optimized frequency is pre-determined by confirming the transistor size and bias voltage. [1][2][3][4][5][6][7][8][9][10][11][12] As for reference only, the performance of this work is compared to other high linear LNAs located in the 900 MHz frequency range, as shown in Table I. Most of the previous designs simply targeted on improving the linearity on a specific frequency.…”
Section: Implementation and Measurement Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The high linearity frequency range does not shift since the optimized frequency is pre-determined by confirming the transistor size and bias voltage. [1][2][3][4][5][6][7][8][9][10][11][12] As for reference only, the performance of this work is compared to other high linear LNAs located in the 900 MHz frequency range, as shown in Table I. Most of the previous designs simply targeted on improving the linearity on a specific frequency.…”
Section: Implementation and Measurement Resultsmentioning
confidence: 99%
“…In order to improve the linearity of the cascode amplifier, the authors in [1] proposed an optimal biasing technology. In this technique, the thirdorder derivative of the DC transfer characteristics of the field-effect transistor is adjusted to zero by regulating the biasing voltage V gs .…”
Section: Introductionmentioning
confidence: 99%
“…The dependence of on is such that changes from positive to negative when transitions from the weak and moderate inversion regions to the strong inversion (SI) region [7]. If a positive with a certain curvature of one FET is aligned with a negative with a similar, but mirror-image curvature of another FET by offsetting their gate biases, and the magnitudes are equalized through a relative FET scaling, the resulting composite will be close to zero and the theoretical will be significantly improved in a wide range of the gate biases, as shown in Fig.…”
Section: DC Theory Of Ds Methodsmentioning
confidence: 99%
“…An FET can also be linearized by biasing at a gate-source voltage at which the third-order derivative of its dc transfer characteristic is zero [4]- [7]. The resulting peaks in a very narrow range of making this technique sensitive to bias variations.…”
Section: Introductionmentioning
confidence: 99%
“…To improve linearity of the cascode structure, optimum biasing voltage technology was proposed in [1], in which the third-order derivative is adjusted to zero by regulating the bias voltage Vgs. However, this technique is very sensitive to the process variation test (PVT) and the linearity range is limited.…”
Section: Introductionmentioning
confidence: 99%