This paper presents experimental characterization, simulation, and Volterra series based analysis of intermodulation linearity on a high-k/metal gate 28 nm RF CMOS technology. A figure-of-merit is proposed to account for both V GS and V DS nonlinearity, and extracted from frequency dependence of measured IIP 3. Implications to biasing current and voltage optimization for linearity are discussed.