IPSecco: A lightweight and reconfigurable IPSec core

Driessen, Benedikt; Güneysu, Tim; Mischke, Oliver; Paar, Christof; Pöppelmann, Thomas

doi:10.1109/reconfig.2012.6416757

Cited by 15 publications

(3 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The authors did not provide any information about throughput or TPA. In and , the functionality of IPSec is handled with soft‐core processors. In , a cryptographic design technique is discussed without actual implementation of the IPSec protocol functionality.…”

Section: Performance Resultsmentioning

confidence: 99%

See 1 more Smart Citation

An FPGA-based reconfigurable IPSec AH core with efficient implementation of SHA-3 for high speed IoT applications

Rao

Newe

Grout

et al. 2016

Security Comm. Networks

View full text Add to dashboard Cite

The need for securing data across the Internet has become a fundamental issue over the last decade. The Internet protocol security (IPSec) standard has been developed as one solution to the problem of end‐to‐end secure communications. IPSec implementation is computationally intensive and can significantly limit the performance of high‐speed networks. To overcome this speed issue, hardware implementations of IPSec offer the best solution. This work presents a field programmable gate array‐based reconfigurable IPSec authentication header (AH) core. AH is one of the two main IPSec protocols, namely, AH and encapsulating security payload, and it supports both transport and tunnel modes of operations. For the AH protocol, a newly selected cryptographic hash function called secure hash algorithm‐3 (SHA‐3) is implemented and used in this work. SHA‐3 is implemented using a unique two‐phase implementation approach that combines all the steps of SHA‐3. The resultant equations, after combining the SHA‐3 steps, are implemented as a proposed high‐speed architecture, which results in data throughput in the gigabits per second range. The AH core proposed here outperforms other published techniques and is capable of supporting IPv4 datagrams for both modes of operation (transport and tunnel) and also can be used to provide security services for Internet of things applications that require high data throughput speeds. Copyright © 2016 John Wiley & Sons, Ltd.

show abstract

Section: Performance Resultsmentioning

confidence: 99%

“…In [20], Driessen et al proposed a reconfigurable lightweight IPSec core. To provide the lightweight IPSec core, the authors evaluated different versions of lightweight algorithms such as PRESENT, GRØSTL, PHOTON, and a very compact ECC core.…”

Section: Internet Protocol Security Implementationsmentioning

confidence: 99%

An FPGA-based reconfigurable IPSec AH core with efficient implementation of SHA-3 for high speed IoT applications

Rao

Newe

Grout

et al. 2016

Security Comm. Networks

View full text Add to dashboard Cite

show abstract

“…With low-cost/lightweight implementation of an IPSec core in FPGA such as proposed in a recent work [34,35], our solution can fulfill the above listed cryptographic needs. Nevertheless, the IPSec core would be used in this case only to secure the communication channel between two points.…”

Section: Cryptographic Needs For Secure Remote Unicast and Multicast mentioning

confidence: 99%