Investigation of Cylindrical Channel Gate All Around InGaAs/InP Heterojunction Heterodielectric Tunnel FETs

Vimala, P.; Samuel, T. S. Arun

doi:10.1007/s12633-020-00691-z

Cited by 11 publications

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This can be defined as a specific change in gate voltage required to raise the drain rate by an order of magnitude. TFETs are similar to gated PIN diodes in that they work on the basis of quantummechanical band-to-band tunnelling (BTBT) rather than thermal charge carrier injection as in ordinary MOSFETs [1,2].…”

Section: Introductionmentioning

confidence: 99%

The Study of Hetero Dielectric Buried Oxide and Heterojunction Dual Material TFET

Vimala¹,

Reddy²,

R.³

et al. 2022

J. Nano- Electron. Phys.

Self Cite

View full text Add to dashboard Cite

This study aims to enhance the ambipolar behavior and low-ON current of hetero dielectric BOX and heterojunction dual material TFETs. Tunnel FETs (TFETs), which work on tunnelling phenomenon, can circumvent MOSFET limitations owing to device scalability. Subthreshold current, drain-induced barrier lowering, and hot electron effects are among MOSFET restrictions owing to device scaling. TFET does not fulfil the ITRS requirement for a high ON current, which is compatible with MOSFET-based circuits. Different structures, channel materials, gate oxide materials, and appropriate gate work-functions can be used to improve the low ON current of TFETs. We propose and develop a heterojunction dual material TFET in this study. Heterojunction double gate TFET has been studied previously. The ON-state current is improved and the ambipolar current is reduced compared to the standard TFET, increasing the ONstate current lowers the subthreshold slope. Also, the dual gate TFET has higher performance than conventional TFET. The addition of heterojunction to the device aids in the reduction of the band gap at the source channel junction, and the gate oxide and junction work together to increase drain current (ID) capacity while lowering parasitic strength. The concept of hetero buried oxide along with heterojunction dual material is integrated together for better outcomes. Initially the surface potential is derived using Poison's equation divided equally for regions of buried oxide as SiO2 and HfO2. Lateral and vertical electric fields are implemented using the surface potential and the potential along the Y-axis. The source material is In-GaAs, the target material is InP and SiO2/high-k hetero dielectric is used as the gate oxide material. Simulation is done with SILVACO TCAD.

show abstract

Section: Introductionmentioning

confidence: 99%