Proceedings of 2010 International Symposium on VLSI Technology, System and Application 2010
DOI: 10.1109/vtsa.2010.5488933
|View full text |Cite
|
Sign up to set email alerts
|

Investigation of ALD or PVD (Ti-rich vs. N-rich) TiN metal gate thermal stability on HfO<inf>2</inf> high-K

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2

Citation Types

0
4
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 8 publications
(4 citation statements)
references
References 5 publications
0
4
0
Order By: Relevance
“…Interfacial layer (IL) was grown to ~0. 8 capping layer was deposited on high-k layer. Next MOCVD TiN metal gates with different process conditions, which will be detailed in the following section, were deposited with Endura 5500 as work function layers.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…Interfacial layer (IL) was grown to ~0. 8 capping layer was deposited on high-k layer. Next MOCVD TiN metal gates with different process conditions, which will be detailed in the following section, were deposited with Endura 5500 as work function layers.…”
Section: Methodsmentioning
confidence: 99%
“…The requirements for the metal gates are as follows: favorable work functions, low sheet resistance, thermal stability, and compatibility with high-k dielectric Among all the potential candidates for metal gate electrodes, TiN gates showed promising results such as thermal stability with the high-k gate dielectrics and process compatibility [5,6]. Currently, Titanium nitride (TiN) films deposited with atom layer deposition (ALD) and reactive sputter is widely studied as metal gate in semi-conductor technology [5][6][7][8][9]. In this work, TiN films were deposited by using a MOCVD technique.…”
Section: Introductionmentioning
confidence: 99%
“…After the standard RCA clean of the 300-nm p-type silicon (100) wafer, a thin SiO 2 interfacial layer was formed by the dry oxide method, followed by a 2-nm-thick HfO 2 film. Then, a TiN thin film was deposited for suppressing oxygen out-diffusion 28) and followed by a TaN thin film. To realize the relation between electron-trapping behavior and annealing processes, the rapid thermal annealing (RTA) procedure with 400 C in oxygen ambient was utilized in the device before the TaN layer (referred to as Sample A) and/or after the TaN layer (referred to as Sample B), as shown in Fig.…”
Section: Methodsmentioning
confidence: 99%
“…[14][15][16][17][18] In addition, oxygen and nitrogen vacancies are known to play an important role in the threshold voltage instability as a result of the oxide trapped charges and interface traps in MG/HfO 2 /SiO 2 structures during thermal treatment. [19][20][21][22][23][24][25][26] In particular, the annealing with oxygen and nitrogen has been used to passivate the defects in metal/dielectric interface caused by thermal processing of work function metal for various gate-electrode structures devices. Moreover, capping layers during thermal anneals have been used to manipulate the metal/dielectric interface and modify the work function.…”
Section: Introductionmentioning
confidence: 99%