2018
DOI: 10.1016/j.jallcom.2017.11.267
|View full text |Cite
|
Sign up to set email alerts
|

Interface engineering of ALD HfO2-based RRAM with Ar plasma treatment for reliable and uniform switching behaviors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

5
53
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 95 publications
(61 citation statements)
references
References 24 publications
5
53
0
Order By: Relevance
“…In this case, all the trap sites are not filled and the Ohmic conduction mechanism is associated with this electrical behavior. As increasing voltage, the square dependence on voltage of the Child law ( I ≈ V 2 ) (blue line) is fitted in this high voltage region ranging from 0.4 to 0.7 V. The electrons start to flow through the conduction band once the traps are full filled . Hence, the memory devices switch from HRS to LRS, which is called as the “SET” process.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…In this case, all the trap sites are not filled and the Ohmic conduction mechanism is associated with this electrical behavior. As increasing voltage, the square dependence on voltage of the Child law ( I ≈ V 2 ) (blue line) is fitted in this high voltage region ranging from 0.4 to 0.7 V. The electrons start to flow through the conduction band once the traps are full filled . Hence, the memory devices switch from HRS to LRS, which is called as the “SET” process.…”
Section: Resultsmentioning
confidence: 99%
“…[40][41][42][43] Hence, the memory devices switch from HRS to LRS, which is called as the "SET" process. The linear Ohmic behavior (I ≈ V) (red line) is fitted in the low voltage region ranging from 0 to 0.4 V. The conduction in this region is dominated by thermally generated free electrons trapped in the CsPbBr 3 film.…”
Section: Resultsmentioning
confidence: 99%
“…Rapid progress in today's semiconductor technology has made memory devices approaching their size miniaturization limits and facing the scaling issues. Polycrystalline dielectrics are usually employed as the insulator layer of RRAM and many research articles were reported in the last decade [6][7][8][9]. However, the polycrystalline structure with grains and grain boundaries is expected to limit the device downscaling when the grain size is comparable to that of the memory cell.…”
Section: Introductionmentioning
confidence: 99%
“…Their electrical behavior is largely influenced by the choice of top and bottom electrodes (TE and BE respectively), the presence of oxygen vacancy-rich interfacial layers, or the quality of the metal-oxide layer. Various techniques can be used to deposit HfO 2 layers, including the atomic layer deposition (ALD) 19,25,2729 , pulsed laser deposition 30 , metal organic and chemical vapor deposition (MOCVD or CVD) 31 , physical deposition by magnetron sputtering 20,3234 and more recently, sol-gel spin-coating method 3544 . The ALD, CVD and sputtering techniques all provide a relatively good control over the deposited material properties and high yield.…”
Section: Introductionmentioning
confidence: 99%