Integration of multi-level copper metallization into a high performance sub-0.25 μm CMOS technology

Venkatesan, S.; Venkatraman, R.; Jain, Anil K.; Mendonca, J.; Anderson, Sean P.; Angyal, M.; Capasso, C.; Cope, J.; Crabtree, P.; Das, Subhajit; Farkas, J.; Filipiak, S.; Fiordalice, B.; Hamilton, G.; Herrick, M.; Kawasaki, Hiromu; Islam, Rashedul; King, C.; Klein, Jacques-Olivier; Lii, T.; Misra, Veena; Reid, K.; Simpson, C.; Smith, Bruce W.; Sparks, T.; Watts, D.; Weitzman, E.; Wilson, B.L.H.

doi:10.1109/iccdcs.1998.705823

Cited by 1 publication

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The effect of such an intra-die variation is twofold. a) Excessive topography generated on any metal layer can lead to copper residue on the subsequent layers and a resultant yield loss due to intra-level shorts [4], [5]. b) The systematic variation in the conductor sheet resistance presents a unique problem to designers in simulating circuit behavior.…”

Section: Introductionmentioning

confidence: 99%

Electrical characterization of the copper cmp process and derivation of metal layout rules

Lakshminarayanan¹,

Wright²,

Pallinti³

2003

IEEE Trans. Semicond. Manufact.

View full text Add to dashboard Cite

Design rules were developed for the layout of copper Damascene interconnect layers to minimize the within-die resistance variation. The impact of various layout configurations on the metal sheet resistance was characterized using two different test vehicles. An increase in resistance was observed on wide lines and high pattern densities due to dishing and dielectric erosion, respectively. In addition to the above, narrow lines were severely impacted by the presence of wide adjacent features in close proximity. The pattern interaction distance for copper chemical-mechanical planarization (CMP) was calculated by analyzing the resistance variation at the edge of a density or width transition. In this work, the interaction distance was found to be on the order of 25 m (as opposed to a few millimeters for oxide CMP). From these results, a window of about 50 to 60 m was found to be necessary to obtain the effective pattern density for copper CMP. The resistance of the upper metal level was a strong function of the underlying layer density. Hence, multilevel pattern dependencies have to be considered when modeling and predicting the line resistance on a real design. However, unlike oxide polish, pattern density alone is insufficient to predict the final copper thickness. Width-dependent spacing rules are necessary to prevent clustering of features (narrow lines very close to wide buses) and avoid regions of very low density.

show abstract

Section: Introductionmentioning

confidence: 99%