Infrastructure Development and Integration of Electrical-Based Dimensional Process Window Checking

Abstract

This study aims to provide an integrated infrastructure for electrical-based dimensional process-window checking. The proposed infrastructure is comprised of design tools, testing programs, and analytical tools, providing an automatic and hierarchical test vehicle design flow from the design of the test structure to the analysis of the electrical test data. Symbolic parameter representation is adopted to describe the relationship between design rules and test structure parameters. This integrated infrastructure also provides a specific capability for controlling local/global layout geometry and pattern density, thereby fulfilling deep sub-micron design criteria. With the aid of this design platform, discrepancies between the design rule set, test structure design, and the testing plan are minimized. Using the function-independent Test Structure Design Intellectual Property (TSD-IP) provided by this infrastructure, the process-window is quantitatively characterized as the electrical parameters. A cross-generation test vehicle (130-nm/90-nm nodes), used for evaluating any overlay shifts and variations in critical dimensions across the intra-and interphoto fields, has been developed to demonstrate the proposed design infrastructure.Index Terms-Automatic test equipment, design automation, full-loop process, integrated circuit layout, short-loop process.

Physical, Electrical, and Reliability Considerations for Copper BEOL Layout Design Rules

“…Such an analysis provides important process information, for example, the via/metal alignment limits, via width and metal width, and space min/max CDs. In some cases, a complete infrastructure that includes a complier is built in order to generate the DRV structures, as well as the related documents and the electrical testing scripts [8]. The methodology described above is slightly different from the one intended to link the physical design rule and the in-line metrology data for process control and monitoring [9].…”

Wafer-Area-Saving Test Structures and Measurement Method for the Characterization of Interconnect Resistance and Capacitance in Nanometer Technologies

“…The test structure cell is the comb meander structure with the passive test method as illustrated in figure1. Comb meander structure is a combination of comb and meander structure [3]. The black lines in figure1 denote interconnect lines, and the square lattices with number labels at the bottom are electrical bond pads for electrical testing.…”