Improvement of Optimization in Design of Synchronous Sequential Circuits by Using Evolvable Hardware

Abstract

Evolvable hardware is a new method for designing the digital logic circuits. In this paper, a method has been presented for designing the synchronous sequential logic circuit by using the evolvable hardware. In this approach, the sequential logic circuit is divided into two sections; the combinational logic circuit and DFFs. The combinational logic part is designed by using a constant structure and their connections are set with genetic algorithm (GA). The results show that our method can reduce the average number of generations by limitation the search space.Index Terms-Sequential circuit, combinational circuit, genetic algorithm, evolvable hardware, evolutionary algorithm. P. Soleimani received the B.