2013
DOI: 10.1016/j.jsv.2012.08.001
|View full text |Cite
|
Sign up to set email alerts
|

Improved piezoelectric switch shunt damping technique using negative capacitance

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
18
0

Year Published

2013
2013
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 35 publications
(26 citation statements)
references
References 10 publications
0
18
0
Order By: Relevance
“…Christopher et al [121] proposed a self-tuning approach that implemented the more general optimal switch timing for synchronized switch damping on an inductor without needing any knowledge of the system parameters. In order to improve the damping performance, Han et al [122] connected SSDI circuit in parallel to a negative capacitance. stiffness.…”
Section: Nonlinear Shuntmentioning
confidence: 99%
“…Christopher et al [121] proposed a self-tuning approach that implemented the more general optimal switch timing for synchronized switch damping on an inductor without needing any knowledge of the system parameters. In order to improve the damping performance, Han et al [122] connected SSDI circuit in parallel to a negative capacitance. stiffness.…”
Section: Nonlinear Shuntmentioning
confidence: 99%
“…(27) under the assumption that it remains purely sinusoidal, where ω is the angular frequency of the driving force. The voltage on the piezoelectric patch can be expressed as the sum of two functions; one is the image of displacement or strain variation V st , while the other is a rectangular signal due to switching action V sw , as shown in Fig.…”
Section: Damping Performance Of Ssdncimentioning
confidence: 99%
“…This means that the negative capacitance remains connected to the piezoelectric patch in both the switching states i.e. open and close circuit configuration [27]. As the voltage inversion ratio γ directly influences the amount of piezoelectric patch voltage, therefore the resistance in the shunt circuit should be as small as possible [22].…”
Section: Introductionmentioning
confidence: 99%
“…As it is difficult to fabricate an inductor with a high quality factor, the the piezoelectric patch in SSDI is limited. However, in SSDNC this voltage can increased by choosing an appropriate value of negative capacitance [30]. The theoretic the SSDNC damping is given by Eq.…”
Section: Ssd On Negative Capacitance (Ssdnc)mentioning
confidence: 99%
“…This improved the damping performance relative to SSDNC. A more recent version of this technique was proposed by Han et al [30]. This paper proposes a new technique called 'synchronized switch damping on negative capacitance and adaptive voltage sources' (SSDNCAV).…”
Section: Introductionmentioning
confidence: 99%