2006
DOI: 10.1109/iecon.2006.348104
|View full text |Cite
|
Sign up to set email alerts
|

Impact of the Hybrid Multilevel Modulation Strategy on the Semiconductors Power Losses

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
5
0

Year Published

2007
2007
2011
2011

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 10 publications
0
5
0
Order By: Relevance
“…2, where V 3 , V 2 and V 1 are the normalized amplitude of DC sources that supply each cell, Ψ 3 and Ψ 2 represents the comparison levels of cell 3 and 2, r 3 (t), r 2 (t) and r 1 (t), are the reference signals, v 3 (t), v 2 (t) and v 1 (t) are the output voltage of each cell and v out (t) is the output phase-to-neutral voltage. Comparison levels employed in the comparison were obtained in [10], to guarantee minimum power losses for the converter. When the amplitude modulation index is equal to 1 the comparison levels are Ψ 3 = 0 and Ψ 3 = 1.…”
Section: Nine-level Hybrid Asymmetric Invertermentioning
confidence: 99%
“…2, where V 3 , V 2 and V 1 are the normalized amplitude of DC sources that supply each cell, Ψ 3 and Ψ 2 represents the comparison levels of cell 3 and 2, r 3 (t), r 2 (t) and r 1 (t), are the reference signals, v 3 (t), v 2 (t) and v 1 (t) are the output voltage of each cell and v out (t) is the output phase-to-neutral voltage. Comparison levels employed in the comparison were obtained in [10], to guarantee minimum power losses for the converter. When the amplitude modulation index is equal to 1 the comparison levels are Ψ 3 = 0 and Ψ 3 = 1.…”
Section: Nine-level Hybrid Asymmetric Invertermentioning
confidence: 99%
“…In [38] a 9-level, 3-stage, asymmetrical cascaded MLI has been controlled with a hybrid strategy; the high power cells have been operated at the fundamental frequency while the low power stage is controlled by high frequency PWM.…”
Section: Introductionmentioning
confidence: 99%
“…In this case PWM control can be considered as in [21], [26], [38]. In other studies, when the dc souring is selected to have a maximum number of levels PWM control is unsuitable as the high voltage stage will be subjected to a high switching frequency as in [13].…”
Section: Introductionmentioning
confidence: 99%
“…In order to ensure that all transitions between adjacent voltage levels can be done through the low-voltage stage, only some state redundancy has to be included, and the maximum number of levels must be abandoned. Previous studies have either chosen to satisfy the modulation condition and, therefore, not to design the inverter with maximum number of levels; in this case, PWM control can be effectively considered as in [21], [26], [38], and [39]. Otherwise, when the dc sources selected to provide maximum number of levels, PWM control leads to high-voltage stage operating in high switching frequency as in [13] and [40].…”
mentioning
confidence: 99%
“…In [38], a nine-level three-stage asymmetrical cascaded MLI has been controlled with a hybrid strategy; the high-power cells have been operated at fundamental frequency, while the low power stage is controlled by high-frequency PWM. The hybrid PWM (HPWM) algorithm presented in [39] considered also the three-stage asymmetrical inverter with (1:2:6) dc voltage ratio to provide 19 levels.…”
mentioning
confidence: 99%