2014
DOI: 10.1109/ted.2014.2311660
|View full text |Cite
|
Sign up to set email alerts
|

Impact of Bias and Device Structure on Gate Junction Temperature in AlGaN/GaN-on-Si HEMTs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
13
0

Year Published

2015
2015
2022
2022

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 27 publications
(14 citation statements)
references
References 19 publications
1
13
0
Order By: Relevance
“…It is the region between the GaN epilayers and the substrate were the heat flow is hindered causing a temperature rise. The experimental results of TBR values have been published [9] and they are in good agreement with recent simulation results [10]. The AlGaN/GaN D-mode metal-insulator-semiconductor HEMT (MISHEMTs) test samples studied here use an 8-in 111 Si substrate with a thickness of 1 mm.…”
Section: Device Descriptionsupporting
confidence: 82%
See 2 more Smart Citations
“…It is the region between the GaN epilayers and the substrate were the heat flow is hindered causing a temperature rise. The experimental results of TBR values have been published [9] and they are in good agreement with recent simulation results [10]. The AlGaN/GaN D-mode metal-insulator-semiconductor HEMT (MISHEMTs) test samples studied here use an 8-in 111 Si substrate with a thickness of 1 mm.…”
Section: Device Descriptionsupporting
confidence: 82%
“…As can be observed in Fig. 3, the power dissipation peaks first occur at the gate edge and later, as the drain voltage increases, at the edges of field plates toward [5], [10], [18] the drain side. This effect is similar to experiments reported in [15], where the highest temperature point is measured at the same location and also shows the trend of moving toward the drain.…”
Section: A Tcad Simulationsmentioning
confidence: 90%
See 1 more Smart Citation
“…Considering the nonuniform temperature distribution along the channel, this method is foreseen to capture an average temperature under the total sensor surface. Schwitter et al [9] used a Ni/Au gate metallization as a temperature sensor with a four terminal Kelvin connection. This approach offers a higher accuracy of the maximum temperature prediction, because it senses the temperature of the gate region, which is known as the hottest area of transistors.…”
Section: Gate-rtd Techniquementioning
confidence: 99%
“…For this purpose, we have carried out the experimental thermal analysis on dedicated test transistors in order to compare and to find correlations between the experimental methods by measuring on identical samples. Five methods (four electrical and one optical) were considered for analysis: electrical methods developed in [5] and [6], low-RF output conductance measurements [7], the resistance temperature detector (RTD) technique [8], [9], and micro-Raman spectroscopy [10]. Section II describes the test transistor used for thermal analysis and elaborates on each of the applied experimental methods.…”
mentioning
confidence: 99%