IBM System z10 design for RAS

Clarke, William; Alves, L. C.; Dell, Tom; Elfering, H.; Kubala, J. P.; Lin, Chai; Mueller, M.; Klaus, Werner

doi:10.1147/jrd.2009.5388574

Cited by 9 publications

(3 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…9 We will also provide a comprehensive control-flow checking algorithm based on these hardware enhancements. In the end, we will show the benefit from trading hardware off a reduction in performance overhead.…”

Section: Hardware Enhancement For Control Flow Checkingmentioning

confidence: 99%

“…In order to handle these inevitable errors, we must integrate in our design fault-tolerant features so that processors can continue to correctly perform their specified tasks despite the occurrence of logic errors [5]. Such designs as the Intel Itanium [6,7], the IBM Power6 [8], the z10 [9], the Fujitsu SPARC64 [10], etc., already include transient fault detection and recovery mechanisms.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Tolerating Radiation-Induced Transient Faults in Modern Processors

Gaudiot

2009

Int J Parallel Prog

View full text Add to dashboard Cite

As MOS device sizes continue shrinking, lower charges, for example those charges carried by single ionizing particles of naturally occurring radiation, are sufficient to upset the functioning of complex modern microprocessors. In order to handle these inevitable errors, designs should include fault-tolerant features so that the processors can continue to correctly perform despite the occurrence of errors. The main goal of this work is to develop architecture mechanisms to protect processors against the effect of such radiation-induced transient faults. It should first be noted that, from a program execution perspective, many faults manifest themselves as control flow errors that cause processors to violate the correct sequencing of instructions. We present here at first a basic compile-time signature assignment algorithm and describe a novel approach to improve the fault detection coverage of the basic algorithm. Moreover, to allow the processor to efficiently check the run-time sequence and detect control flow errors, we introduce an on-chip assigned-signature checker which is capable of executing three additional instructions (SIC, SIJ, SIJC). Second, since the very concept of simultaneous multi-threading (SMT) provides the necessary redundancy, some proposals have been made to run two copies of the same thread on top of SMT platforms in order to detect and correct soft errors. This allows, upon detection of an error, the rolling back of the processor state to a known safe point, and then a retry of the instructions, thereby effecting a completely error-free execution. This paper has focused on two crucial implementation issues introduced by this

show abstract

Section: Hardware Enhancement For Control Flow Checkingmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Tolerating Radiation-Induced Transient Faults in Modern Processors

Gaudiot

2009

Int J Parallel Prog

View full text Add to dashboard Cite

show abstract

“…Reliability, availability, serviceability (RAS) must improve with each generation change as well [7][8][9]. In this paper, we describe some of the changes of the z13* and the associated RAS changes.…”

Section: Introductionmentioning

confidence: 99%