Computing Platforms for Software-Defined Radio 2016
DOI: 10.1007/978-3-319-49679-5_8
|View full text |Cite
|
Sign up to set email alerts
|

HW/SW Co-design Toolset for Customization of Exposed Datapath Processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
22
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
3
2

Relationship

4
5

Authors

Journals

citations
Cited by 35 publications
(22 citation statements)
references
References 8 publications
0
22
0
Order By: Relevance
“…In this work, the TCE toolchain (TTA-based Co-design Environment [20]) was employed for design and optimization of the processor. The processor was later implemented and tested for verification on an FPGA.…”
Section: Methodsmentioning
confidence: 99%
“…In this work, the TCE toolchain (TTA-based Co-design Environment [20]) was employed for design and optimization of the processor. The processor was later implemented and tested for verification on an FPGA.…”
Section: Methodsmentioning
confidence: 99%
“…For example, the compiler of the TCE toolset [7] implements a pre-pass register allocation followed by scheduling, since the complexities of inserting spill code possibly creating a cyclic dependency between register allocation and scheduling stages.…”
Section: Challenges In Exposed Datapath Code Generationmentioning
confidence: 99%
“…Most existing compilers of these architectures have C/C++ or an OpenCL C frontend with a target specific custom backend [12], which is not easy to extend. To the best of our knowledge, the TCE toolset [7] seems an ideal fit for this case as it is closely related to our use-case and has a robust compiler (C, C++, and OpenCL) accompanied with a rich set of supporting tools such as simulator, debugger, and GUI based processor design tools. Extending TCE to support the generic machine-model presented in Section 2.3 will benefit the architectures listed in Table 1.…”
Section: Towards Generic Code Generation Toolsmentioning
confidence: 99%
“…The second type consists of dedicated ALMARVI platforms created by the various partners of the project. These platforms are: 1. the rVEX dynamically adaptive core created by TUDelft (Delft University of Technology) [2,3], 2. the TCE customizable processor tool chain created by TUT (Tampere University of Technology) [4], 3. the edkDSP accelerated hardware processors created by UTIA (Institute of Information Theory and Automation) [5]. The hardware processing platforms used by the ALMARVI partners span a wide spectrum of design space alternatives as shown in Figure 2.…”
Section: System Stackmentioning
confidence: 99%