11th IEEE International on-Line Testing Symposium 2005
DOI: 10.1109/iolts.2005.34
|View full text |Cite
|
Sign up to set email alerts
|

How to cope with SEU/SET at system level?

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2013
2013
2021
2021

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(4 citation statements)
references
References 9 publications
0
4
0
Order By: Relevance
“…In the system level, the duplication or triplication of programmable COTS devices is the most usual technique [32]. BiModular Redundancy (Bi-MR) architectures are mainly used in fail-stop systems, since a duplex mechanism cannot intrinsically correct failures, requiring extra mechanisms that use time redundancy at the application level for diagnostic and recovery.…”
Section: Harsh Condition Effects Mitigation On Programmable Cots Devicesmentioning
confidence: 99%
“…In the system level, the duplication or triplication of programmable COTS devices is the most usual technique [32]. BiModular Redundancy (Bi-MR) architectures are mainly used in fail-stop systems, since a duplex mechanism cannot intrinsically correct failures, requiring extra mechanisms that use time redundancy at the application level for diagnostic and recovery.…”
Section: Harsh Condition Effects Mitigation On Programmable Cots Devicesmentioning
confidence: 99%
“…Considering worst possible value (strength) of transient fault in temporal domain ( k c ) and spatial domain ( k m ) as design specification/constraint during HLS (at behavioral level) in conjunction with an advanced design space exploration (DSE) framework, enables generation of a low‐cost design solution that is concurrently multiple transient and multi‐cycle transient fault secured. This paper presents a novel low‐cost security to the dual problem (multi‐unit transient and multi‐cycle transient fault) through HLS [12, 18–23].…”
Section: Introductionmentioning
confidence: 99%
“…However, this fine-grain redundancy does not fit in COTS components because the impossibility to modify their internal hardware. Coarsegrain alternatives, as duplication or triplication of components [5], have also been explored and even used in real systems, obtaining very good results. These approaches increase the complexity, cost and power consumption; hiding the benefits of COTS components and limiting their use in low-cost and small systems.…”
Section: Introductionmentioning
confidence: 99%