Highly stable power efficient noise tolerant circuits for analog and digital systems

Seenuvasamurthi, S.; Nagarajan, G.

doi:10.1109/isco.2016.7727040

Cited by 2 publications

(1 citation statement)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In the mixed signal circuits, the switching noise is one of the limiting factors [11]. Digital section in the mixed signal circuits are performed with the same substrate for the overall performance [12]. Switching of the digital circuits leads the substrate noise to the other circuits.…”

Section: Introductionmentioning

confidence: 99%

A low noise low power 45 nm technology based simultaneous switching noise (SSN) reduction model for mixed signal VLSI circuits

Seenuvasamurthi¹,

Nagarajan²

2018

AMA_D

Self Cite

View full text Add to dashboard Cite

Low noise, low power, minimum delay and smaller area are the prime factors in the current VLSI system design. There are many sources for noises that exhibit various types of noise. Noise in digital ICs can be credited to various sources such as PSN due to circuit switching transition, deviations in device parameters due to process changes, crosstalk noise caused by capacitive coupling among neighbouring circuit interconnects, noise due to charge sharing and charge leakage. Reducing noise is an important factor in VLSI design. This work involves the analysis and reduction of switching noise in the inverter based equivalent circuit model in 45 nm technology. Also, aims to minimize the power utilization, area and delay. Further the noise analysis is extended to half adder circuit and ALU. The noise value observed for the proposed circuit is 140 µV whereas it is 33 mV for the existing circuit. The same circuit is implemented in GDI based half adder and 4 bit ALU. The simulation result show that the proposed model has reported low noise compared with the existing methods.

show abstract

Section: Introductionmentioning

confidence: 99%