High speed ADCs for direct conversion techniques in array radar systems

Glascott-Jones, A.; Chantier, N.; Bore, F.; Wingender, M.; Gentaz, Olivier; Torres, Marc

doi:10.1109/array.2013.6731801

Cited by 1 publication

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The ADC's analog BW thus now determines the maximum signal BW that can be sampled. One way to increase the ADC's analog BW is to utilize an external T&H, which comes with expensive hardware (HW) cost and high power consumption since the T&H has to operate at full speed [8], [9]. The other alternative is to utilize frequency interleaving, which first separates the analog signal band to be sampled into different analog band segments before digitizing them in parallel [10].…”

Section: Introductionmentioning

confidence: 99%

Frequency Response Mismatch Analysis in Time-Interleaved Analog I/Q Processing and ADCs

Singh

Valkama

Epp

et al. 2015

IEEE Trans. Circuits Syst. II

View full text Add to dashboard Cite

This paper examines a novel method to increase the usable analog bandwidth of analog-digital interface through the use of I/Q downconversion or Homodyne architecture followed by time-interleaved ADCs in both I and Q branches. The increased analog bandwidth comes with the inherent drawback of various spurious components, due to analog components' frequency response mismatches, which ultimately limit the dynamic range. In this paper, the impacts of different mismatch sources are modeled and analyzed. Actual measured hardware data of the considered time-interleaved Homodyne architecture are also presented, verifying the modeling and analysis results. The analysis and modeling results of this paper provide thus new insight on the joint impact of different mismatch mechanisms and pave the way for future contributions on the correction of these mismatches, building on the derived composite behavioral model of the overall time-interleaved I/Q processing.Index Terms-Frequency response mismatch, I/Q mismatch, time-interleaved ADCs, analog I/Q mixing, Homodyne architecture, spurious-free dynamic range (SFDR).

show abstract

Section: Introductionmentioning

confidence: 99%