High Resolution DPWM in a DC-DC Converter Application Using Digital Sigma-Delta Techniques

Kelly, Anthony; Rinne, K.

doi:10.1109/pesc.2005.1581822

Cited by 34 publications

(14 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Since the entire industry works around this idea, the technology reached already its achievable performance. Other implementation alternatives to counterbased are described in [9], [10] for DC/DC converter applications. Due to the limited switching frequency of the three-phase inverters, they were not adopted by this class of converters.…”

Section: Introductionmentioning

confidence: 99%

An SD Card Flash-Memory-Based Implementation of a Multioptimal Three-Phase PWM Generator

Neacșu

Zheng

Lehman

2016

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

This paper demonstrates for the first time the use of a very large SD Card flash-memory to the design of a three-phase Pulse Width Modulation (PWM) generator and describes the hardware and software used for implementation. The new digital architecture differs from conventional counter-based implementation, and it follows a pre-programmed optimal PWM pattern that is read from memory with magnitude and phase as coordinates. This architecture allows the inclusion of multiple optimization criteria within the PWM pattern. This digital architecture becomes so valuable since the switching instants can be set in any conceivable manner, away from the rigid constraint of a repetitive sequence of states on each PWM period. Experimental results validate that the proposed new architecture allows simple and low cost implementation of complicated PWM patterns with harmonic reductions that could not otherwise be achieved for low cost.

show abstract

Section: Introductionmentioning

confidence: 99%

An SD Card Flash-Memory-Based Implementation of a Multioptimal Three-Phase PWM Generator

Neacșu

Zheng

Lehman

2016

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

show abstract

“…The benefits of using multi-bit sigma-delta DPWMs for DC-DC converters with switching frequencies up to multiple MHz include improved resolution and low-area low-power implementation compared with simple counter based pulse width modulators [1]. Fig.…”

Section: Introductionmentioning

confidence: 99%

Dithered multi-bit sigma-delta modulator based DPWM for DC-DC converters

Mooney

Halton

Iordanov

et al. 2015

2015 IEEE Applied Power Electronics Conference and Exposition (APEC)

View full text Add to dashboard Cite

Abstract-Multi-bit sigma-delta based digital pulse width modulators (DPWM) are used in the control of DC-DC converters in order to achieve high resolution and therefore high output voltage accuracy at switching frequencies up to multiple MHz. The standard sigma-delta modulators which have been used in these DPWMs to date generate idle tones in the applied duty cycle which result in large oscillations in the output voltage. A dithered sigma-delta modulator is instead implemented here which eliminates these oscillations in the output voltage by adding a random signal before the quantizer in the sigma-delta modulator. The power spectral density of the duty cycle produced by the dithered sigma-delta modulator based DPWM shows a reduction in the undesirable idle tones and this is also verified experimentally using a buck converter prototype.

show abstract

“…However, dithering can result in a decrease in the responsiveness of the system (Yan-Fei et al, 2009). Kelly and Rinne (2005) investigate the elimination of limit cycles by pre-processing the duty cycle command with a multi-bit sigma delta modulator. This increases the effective resolution of the DPWM and leads to the elimination of limit cycles.…”

Section: Introductionmentioning

confidence: 99%

Control of limit cycles in buck converters

Condon

Hayes

2014

COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering

View full text Add to dashboard Cite

Purpose -The purpose of this paper is to investigate limit cycles in digitally Proportional, Integral and Derivative (PID) controlled buck regulators. Filtering is examined as a means of removing the limit cycles in digitally controlled buck regulators. Design/methodology/approach -The paper explains why limit cycles occur in a digitally PID controlled buck converter. It then proceeds to propose two filters for their elimination. Results indicate the effectiveness of each of the filters. Findings -The paper gives a mathematical analysis of the occurrence of limit cycles in digitally controlled PID buck regulators. It finds that notch and comb filters are effective for the purpose of eliminating limit cycles in buck regulators. Originality/value -The paper employs a model of the buck regulator inclusive of the inductor loss -this was not done to date for this type of work. The paper analyses PID control. This was not done in the manner given. The paper addresses filtering as a means of removing limit cycles. It examines the effect of changing the digital controller parameters on the requirements of the filters.

show abstract

High Resolution DPWM in a DC-DC Converter Application Using Digital Sigma-Delta Techniques

Cited by 34 publications

References 15 publications

An SD Card Flash-Memory-Based Implementation of a Multioptimal Three-Phase PWM Generator

An SD Card Flash-Memory-Based Implementation of a Multioptimal Three-Phase PWM Generator

Dithered multi-bit sigma-delta modulator based DPWM for DC-DC converters

Control of limit cycles in buck converters

Contact Info

Product

Resources

About