2016 International Symposium on Electromagnetic Compatibility - EMC EUROPE 2016
DOI: 10.1109/emceurope.2016.7739162
|View full text |Cite
|
Sign up to set email alerts
|

High performance broadband noise filter using inductance cancellation technique and various capacitors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…Shiraki et al 9 present a noise filter in a signal line, that consists of a shunt capacitor and a coil for inductance cancelation, which improves the filter performance in the high‐frequency regime. Comparing their filter with coil “β” to a filter without coil, the authors report an attenuation of the relevant scattering parameter S21 of about 200.25emdB for frequencies f>300.25emMHz.…”
Section: Numerical Resultsmentioning
confidence: 99%
“…Shiraki et al 9 present a noise filter in a signal line, that consists of a shunt capacitor and a coil for inductance cancelation, which improves the filter performance in the high‐frequency regime. Comparing their filter with coil “β” to a filter without coil, the authors report an attenuation of the relevant scattering parameter S21 of about 200.25emdB for frequencies f>300.25emMHz.…”
Section: Numerical Resultsmentioning
confidence: 99%
“…In [1], diagonally and shunt-connected two film capacitors called "X-capacitor-inductor structure" is reported which can be equivalently transformed by network theory into a one shunt-path circuit containing a negative inductance to cancel ESL. In [2]- [7], negative inductance is equivalently added in series to the shunt-path by magnetic coupling between various circuit components: a main line and a shunt-path [2], loops configured by via holes and lines connected to chip capacitors [3], a spiral-shaped line and a line connected to a three-terminal chip capacitor [4], vertically stacked coupled square loops [5], a chip capacitor itself and a main line [6], and a chip capacitor itself and bilateral lines adjacent to the capacitor [7].…”
Section: Introductionmentioning
confidence: 99%