2017 IEEE International Symposium on Electromagnetic Compatibility &Amp; Signal/Power Integrity (EMCSI) 2017
DOI: 10.1109/isemc.2017.8077834
|View full text |Cite
|
Sign up to set email alerts
|

A study for designing an ESL-cancelling circuit for shunt capacitor filters based on the biot-savart law

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…In [1], diagonally and shunt-connected two film capacitors called "X-capacitor-inductor structure" is reported which can be equivalently transformed by network theory into a one shunt-path circuit containing a negative inductance to cancel ESL. In [2]- [7], negative inductance is equivalently added in series to the shunt-path by magnetic coupling between various circuit components: a main line and a shunt-path [2], loops configured by via holes and lines connected to chip capacitors [3], a spiral-shaped line and a line connected to a three-terminal chip capacitor [4], vertically stacked coupled square loops [5], a chip capacitor itself and a main line [6], and a chip capacitor itself and bilateral lines adjacent to the capacitor [7].…”
Section: Introductionmentioning
confidence: 99%
“…In [1], diagonally and shunt-connected two film capacitors called "X-capacitor-inductor structure" is reported which can be equivalently transformed by network theory into a one shunt-path circuit containing a negative inductance to cancel ESL. In [2]- [7], negative inductance is equivalently added in series to the shunt-path by magnetic coupling between various circuit components: a main line and a shunt-path [2], loops configured by via holes and lines connected to chip capacitors [3], a spiral-shaped line and a line connected to a three-terminal chip capacitor [4], vertically stacked coupled square loops [5], a chip capacitor itself and a main line [6], and a chip capacitor itself and bilateral lines adjacent to the capacitor [7].…”
Section: Introductionmentioning
confidence: 99%